Resources Contact Us Home
Semiconductor integrated circuit device with reduced cell size

Image Number 2 for United States Patent #8410526.

A semiconductor integrated circuit device with reduced cell size including a first tap formed in a first direction to supply a power-supply potential, a second tap formed in the first direction to supply a power-supply potential and positioned to confront the first tap in a second direction intersecting the first direction, and a standard cell formed between the first and second taps, a cell height (distance) between the center of the first tap and that of the second tap both in the second direction set to ((an integer+0.5).times.a wiring pitch of the second-layer wiring lines) or (an integer+0.25.times.a wiring pitch of the second-layer wiring lines.

  Recently Added Patents
Lamp body with integrally molded heat sink
Method and apparatus for variable accuracy inter-picture timing specification for digital video encoding
Method and apparatus for allocating erasure coded data to disk storage
System and method of error reporting in a video distribution network
Method for indicating the process of leaving a parking space
Use of emerging non-volatile memory elements with flash memory
Method and system for streaming digital video content to a client in a digital video network
  Randomly Featured Patents
Lithography for optical patterning of fluids
Method of forming hypobromous acid in aqueous system
Method and apparatus for 24-bit memory addressing in microcontrollers
Single-pass multilevel method for applying morphological operators in multiple dimensions
Process for preparing viscosity-stabilized reactive toluene diisocyanate distillation residues and blends thereof
Promoters of neural regeneration
Throttle control apparatus
Thread traversing device
Window frame extrusion
Buffer underrun handling