Resources Contact Us Home
Ethernet PHY level security

Image Number 7 for United States Patent #8375201.

A system and method are provided for securing links at the physical (PHY) layer in an IEEE 802.3 Ethernet communication system. A local device (LD) receives an electrical waveform representing link partner security information from a network-connected link partner (LP) via unformatted message pages. The LD accesses predetermined LP reference information stored in a tangible memory medium. The LD compares the received LP security information to the LP reference information. In response to the LD matching the received LP security information to the LP reference information, a secure link to the LP is verified. Likewise, the LD may send electrical waveforms representing security information to the LP via the unformatted message pages. In response to the LP matching the LD security information to the LD reference information, a secure link to the LD is verified.

  Recently Added Patents
Low powered activation arrangement and method thereof
Solid-state image sensing apparatus and electronic apparatus
Method for transferring inventory between virtual universes
Method for correcting integrating cavity effect for calibration and/or characterization targets
System and method for enhancing buyer and seller interaction during a group-buying sale
Load balancing in shortest-path-bridging networks
Ni-, Co-, and Mn- multi-element doped positive electrode material for lithium battery and its preparation method
  Randomly Featured Patents
Reinforced thermoplastic composition and articles derived therefrom
Device and method for mapping the topography of an eye using elevation measurements in combination with slope measurements
Cutting head for glass cutting machine
High efficiency dye laser
Multilayer electronic card connector with ejector
Metallic nanoparticle pressure sensor
Digital still camera
Electronic musical instrument which compares amount of data recorded in internal memory device with storage capacity of external memory device and selectively transfers data thereto
Method and circuit for transferring data with dynamic parity generation and checking scheme in multi-port DRAM
Device for adjusting the ignition time in internal combustion engines