Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Display substrate and method of manufacturing the same










Image Number 14 for United States Patent #8367444.

A display substrate includes a gate line, a gate insulation layer, a data line, a switching element, a protection insulation layer, a gate pad portion and a data pad portion. The gate insulation layer is disposed on the gate line. The switching element is connected to the gate line and the data line. The protection insulation layer is disposed on the switching element. The gate pad portion includes a first gate pad electrode which makes contact with an end portion of the gate line through a first hole formed through the gate insulation layer, and a second gate pad electrode which makes contact with the first gate pad electrode through a second hole formed through the protection insulation layer. The data pad portion includes a data pad electrode which makes contact with an end portion of the data line through a third hole formed through the protection insulation layer.








 
 
  Recently Added Patents
Laser processing machine
Application authentication system and method
Wound dressings
Surface emitting laser device, surface emitting laser array, optical scanning device, and image forming apparatus
Mixed reactant flow-by fuel cell
Method and apparatus for communicating electronic service guide information in a satellite television system
Lubricant supplying device, process cartridge, and image forming apparatus
  Randomly Featured Patents
Mask
Method of improving the acoustic characteristics of resonant wood for musical instruments
Impulse noise suppression circuit
Image processor, image processing method, and computer-readable medium
Multi-view autostereoscopic display device having particular driving means and driving method
Electro-optic device and electronic instrument
Substituted thienyl(Amino)-sulphonyl(thio)ureas as herbicides
Telecommunications routing
Coated polyester preforms and articles
Recoverable methods and systems for processing input/output requests including virtual memory addresses