Resources Contact Us Home
Fused buss for plating features on a semiconductor die

Image Number 7 for United States Patent #8349666.

A method for forming a semiconductor structure includes forming a plurality of fuses over a semiconductor substrate; forming a plurality of interconnect layers over the semiconductor substrate and a plurality of interconnect pads at a top surface of the plurality of interconnect layers; and forming a seal ring, wherein the seal ring surrounds active circuitry formed in and on the semiconductor substrate, the plurality of interconnect pads, and the plurality of fuses, wherein each fuse of the plurality of fuses is electrically connected to a corresponding interconnect pad of the plurality of interconnect pads and the seal ring, and wherein when each fuse of the plurality of fuses is in a conductive state, the fuse electrically connects the corresponding interconnect pad to the seal ring.

  Recently Added Patents
3D solid-state arrangement for solid state memory
Reactor core of liquid metal cooled reactor
Vehicle-mounted camera stabilized passively by vibration isolators
Video conference
Adaptive analog echo/next cancellation
Visual indicator of online backup
Graphical communication user interface with graphical position user input mechanism for selecting a display image
  Randomly Featured Patents
Interpolation using radial basis functions with application to inverse kinematics
Imaging device, location information recording method, and computer program product
Shop desk with hutch
Front plate for an ion source
Plate processor
Wrist watch
Inspection arrangement
Lateral pipe adaptor
Guide coat detect surface defects and method of sanding therewith
Process and apparatus for separating or fractionating fluid mixtures