Resources Contact Us Home
Fused buss for plating features on a semiconductor die

Image Number 5 for United States Patent #8349666.

A method for forming a semiconductor structure includes forming a plurality of fuses over a semiconductor substrate; forming a plurality of interconnect layers over the semiconductor substrate and a plurality of interconnect pads at a top surface of the plurality of interconnect layers; and forming a seal ring, wherein the seal ring surrounds active circuitry formed in and on the semiconductor substrate, the plurality of interconnect pads, and the plurality of fuses, wherein each fuse of the plurality of fuses is electrically connected to a corresponding interconnect pad of the plurality of interconnect pads and the seal ring, and wherein when each fuse of the plurality of fuses is in a conductive state, the fuse electrically connects the corresponding interconnect pad to the seal ring.

  Recently Added Patents
Steering wheel
Listing recommendation using generation of a user-specific query in a network-based commerce system
Compositions for inhibiting NADPH oxidase activity
Emergency whistle, flashlight, and compass
Electronic dispersion compensation within optical communications using reconstruction
Decoration holder
Display screen with graphical user interface
  Randomly Featured Patents
Asynchronous digital locking system
Stabilized chlorine-containing polymers
Solution spinning process
Three-dimensional scanning confocal laser microscope
Window assembly and lighting assembly therefor
Foot-operated computer control
APJ ligand polypeptides
Electrical assembly and socekg connector therein
Proportional control solenoid relief valve
Production of carbon monoxide from carbonaceous material and zinc oxide