Resources Contact Us Home
Fused buss for plating features on a semiconductor die

Image Number 4 for United States Patent #8349666.

A method for forming a semiconductor structure includes forming a plurality of fuses over a semiconductor substrate; forming a plurality of interconnect layers over the semiconductor substrate and a plurality of interconnect pads at a top surface of the plurality of interconnect layers; and forming a seal ring, wherein the seal ring surrounds active circuitry formed in and on the semiconductor substrate, the plurality of interconnect pads, and the plurality of fuses, wherein each fuse of the plurality of fuses is electrically connected to a corresponding interconnect pad of the plurality of interconnect pads and the seal ring, and wherein when each fuse of the plurality of fuses is in a conductive state, the fuse electrically connects the corresponding interconnect pad to the seal ring.

  Recently Added Patents
Triple-action pest control formulation and method
Switchable solvents and methods of use thereof
Biaxially oriented film which could be thermally laminated with paper and other substrates
Reducing voltage stress in a flyback converter design
Method for olympic event hospitality program management
Far field telemetry operations between an external device and an implantable medical device during recharge of the implantable medical device via a proximity coupling
  Randomly Featured Patents
Vial and closure structure
Computerized information and display apparatus
Digital receiver with tunable analog filter and method therefor
Laminate product, method for manufacturing, and article
Forged nickel alloy product and method
Pentane energy transfer medium in gas conversion
Enclosures for loudspeaker drive units
Delay cells and delay line circuits having the same
Image enlargement method that uses information acquired in a pixel interpolation process
Densitometers and methods for measuring optical density