Resources Contact Us Home
Fused buss for plating features on a semiconductor die

Image Number 11 for United States Patent #8349666.

A method for forming a semiconductor structure includes forming a plurality of fuses over a semiconductor substrate; forming a plurality of interconnect layers over the semiconductor substrate and a plurality of interconnect pads at a top surface of the plurality of interconnect layers; and forming a seal ring, wherein the seal ring surrounds active circuitry formed in and on the semiconductor substrate, the plurality of interconnect pads, and the plurality of fuses, wherein each fuse of the plurality of fuses is electrically connected to a corresponding interconnect pad of the plurality of interconnect pads and the seal ring, and wherein when each fuse of the plurality of fuses is in a conductive state, the fuse electrically connects the corresponding interconnect pad to the seal ring.

  Recently Added Patents
Hand mixer
End-of-session authentication
Compositions substantially free of sodium chloride and methods for the storage of red blood cells
Method of creating exercise routes for a user and related personal navigation device
Methods and systems for optimizing data accesses
Externally gapped line arrester
System and method for the analysis of biodiesel
  Randomly Featured Patents
System for slowing password attacks
Amphiphilic polymer capsules and related methods of interfacial assembly
Systems and methods for providing data to mobile stations
Cooling arrangement in frequency converter
Method and device for accurate mounting of a macpherson strut suspension control rod
Method and apparatus for locking self-timed pulsed clock
Magnetic head for perpendicular magnetic recording including a stopper layer for suppressing protrusion of the front end face of a shield
Single full-color LED with driving mechanism
Apparatus for heat treating fragmented materials