Resources Contact Us Home
Fused buss for plating features on a semiconductor die

Image Number 11 for United States Patent #8349666.

A method for forming a semiconductor structure includes forming a plurality of fuses over a semiconductor substrate; forming a plurality of interconnect layers over the semiconductor substrate and a plurality of interconnect pads at a top surface of the plurality of interconnect layers; and forming a seal ring, wherein the seal ring surrounds active circuitry formed in and on the semiconductor substrate, the plurality of interconnect pads, and the plurality of fuses, wherein each fuse of the plurality of fuses is electrically connected to a corresponding interconnect pad of the plurality of interconnect pads and the seal ring, and wherein when each fuse of the plurality of fuses is in a conductive state, the fuse electrically connects the corresponding interconnect pad to the seal ring.

  Recently Added Patents
Compatibility check
Blur correction device and imaging apparatus
Method for producing purified influenza virus antigen
Nestable shallow container
Color imaging device
Processes for producing polyunsaturated fatty acids in transgenic organisms
Establishing a social network
  Randomly Featured Patents
Fluid pulsating generator
Mass spectrometer
Memory with redundancy
Quaternized copolymers suitable as active ingredients in cosmetic formulations, such as hair styling compositions
Ground block
Range safety communication system and method utilizing pseudorandom noise sequences
Electric rearview mirror device for a vehicle
Vertical fore grip top, handle and bipod
Aster plant named `DASDEM`
Method of securing plastic roll to metal core roller