Resources Contact Us Home
LDPMOS structure for enhancing breakdown voltage and specific on resistance in biCMOS-DMOS process

Image Number 9 for United States Patent #8304830.

An LDPMOS structure having enhanced breakdown voltage and specific on-resistance is described, as is a method for fabricating the structure. A P-field implanted layer formed in a drift region of the structure and surrounding a lightly doped drain region effectively increases breakdown voltage while maintaining a relatively low specific on-resistance.

  Recently Added Patents
Determination and presentation of package pricing offers in response to customer interest in a product
Method and system for coordinating client and host security modules
System for implementing dynamic pseudorandom keyboard remapping
Storage device having clock adjustment circuitry with firmware-based predictive correction
Commissioning incoming packet switched connections
Multilayer films having reduced curling
Recombinant vectors for use in position-independent transgene expression within chromatin
  Randomly Featured Patents
Blueberry plant named `Santa Fe`
Process and apparatus for the controlled-pressure casting of molten metals
Method of reconstructing pipe systems using fiberglass laminates
Dielectric composition and plasma display panel including the same
Floppy disk container
Ad skip feature for characterizing advertisement effectiveness
Flash analog-to-digital converter using folded differential logic encoder having capacitors which distribute charge
Developing apparatus using magnetic developing poles having the same polarity
PWM modulation circuit and class D amplifier using such PWM modulation circuit
Method of and apparatus for combinatorial computation