Resources Contact Us Home
Method of manufacturing semiconductor device having capacitor under bit line structure

Image Number 6 for United States Patent #8247304.

Provided is a method of manufacturing a semiconductor device having a capacitor under bit line (CUB) structure capable of increasing a gap between a bit line in a cell area and an upper plate of a capacitor, reducing coupling capacitance therebetween, and forming deep contacts in a logic area. A capacitor including a lower electrode, a dielectric material layer, and an upper electrode is formed in an opening of a first insulating layer for exposing a first part of a semiconductor substrate in a cell area. A second insulating layer is formed on the first insulating layer. The first and second insulating layers are etched. First and second contact plugs are formed in first and second contact holes for exposing second and third parts in the cell area and the logic area. A third insulating layer including first through third conductive studs is formed on the second insulating layer. A fourth insulating layer including a bit line and first and second wires contacted with the first through third conductive studs is formed.

  Recently Added Patents
Anti-GITR antibodies
Memory with separate read and write paths
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
Bio-stimulant for improved plant growth and development
Network fault detection
Hydrogenolysis of ethyl acetate in alcohol separation processes
  Randomly Featured Patents
Tail gate table
Test script transformation analyzer with economic cost engine
Sheet classifying system having deflecting device
Method for thermally processing polyester pellets
Proteins with mutations to decrease N-terminal methylation
Optical inspection method and optical inspection apparatus
Chemical ionization ion source
Electrophotographic printing machine
Method and apparatus for adjusting quality of a displayed image
Decorative non-vinyl surface covering composition