Resources Contact Us Home
Method of manufacturing semiconductor device having capacitor under bit line structure

Image Number 6 for United States Patent #8247304.

Provided is a method of manufacturing a semiconductor device having a capacitor under bit line (CUB) structure capable of increasing a gap between a bit line in a cell area and an upper plate of a capacitor, reducing coupling capacitance therebetween, and forming deep contacts in a logic area. A capacitor including a lower electrode, a dielectric material layer, and an upper electrode is formed in an opening of a first insulating layer for exposing a first part of a semiconductor substrate in a cell area. A second insulating layer is formed on the first insulating layer. The first and second insulating layers are etched. First and second contact plugs are formed in first and second contact holes for exposing second and third parts in the cell area and the logic area. A third insulating layer including first through third conductive studs is formed on the second insulating layer. A fourth insulating layer including a bit line and first and second wires contacted with the first through third conductive studs is formed.

  Recently Added Patents
Pyridylphenyl compounds for inflammation and immune-related uses
Specification of latency in programmable device configuration
Quantitative sleep analysis system and method
Bamboo scrimber and manufacturing method thereof
Voltage level shift circuits and methods
Controller for machine tool and five-axis simultaneous control machine tool controlled thereby
High voltage circuit for electrical stimulation
  Randomly Featured Patents
Carrier phase synchronization by reverse playback
Apparatus for regeneration of skiing courses
Quick release connector with a ring anti-drop cover
Deposition of brass by electroplating
Aryloxy quinolines and uses thereof
Electrochemical device including electrolyte
Capacitor embedded printed circuit board
Solid Solution of low molecular weight and high molecular weight hals
Pressure interconnect package for integrated circuits
Tamper resistant & tamper evident closures