Resources Contact Us Home
Method of manufacturing semiconductor device having capacitor under bit line structure

Image Number 13 for United States Patent #8247304.

Provided is a method of manufacturing a semiconductor device having a capacitor under bit line (CUB) structure capable of increasing a gap between a bit line in a cell area and an upper plate of a capacitor, reducing coupling capacitance therebetween, and forming deep contacts in a logic area. A capacitor including a lower electrode, a dielectric material layer, and an upper electrode is formed in an opening of a first insulating layer for exposing a first part of a semiconductor substrate in a cell area. A second insulating layer is formed on the first insulating layer. The first and second insulating layers are etched. First and second contact plugs are formed in first and second contact holes for exposing second and third parts in the cell area and the logic area. A third insulating layer including first through third conductive studs is formed on the second insulating layer. A fourth insulating layer including a bit line and first and second wires contacted with the first through third conductive studs is formed.

  Recently Added Patents
Panel for decoration
Knee guard
Process for brominating unsaturated organic compounds with removal of quaternary ammonium or quaternary phosphonium monochlorides
System and method for advertising messages on distributed document processing devices
Apparatus and method for recording reboot reason of equipment
Method to trace video content processed by a decoder
Method and system and policy server for guaranteeing data not to be interrupted
  Randomly Featured Patents
Method of brazing and article made therefrom
Display element
Energy-control and path-selection method and apparatus for digital diversity signaling
Home track position acquisition system and method
Apparatus and method for providing content and content analysis results
Internal cooling circuit for gas turbine bucket
Phlox plant named `Red Caribbean`
Method for grain refining of metals
Memory controller, flash memory system, and method of controlling operation for data exchange between host system and flash memory
Immunological methods for treating schizophrenia