Resources Contact Us Home
Method of manufacturing semiconductor device having capacitor under bit line structure

Image Number 12 for United States Patent #8247304.

Provided is a method of manufacturing a semiconductor device having a capacitor under bit line (CUB) structure capable of increasing a gap between a bit line in a cell area and an upper plate of a capacitor, reducing coupling capacitance therebetween, and forming deep contacts in a logic area. A capacitor including a lower electrode, a dielectric material layer, and an upper electrode is formed in an opening of a first insulating layer for exposing a first part of a semiconductor substrate in a cell area. A second insulating layer is formed on the first insulating layer. The first and second insulating layers are etched. First and second contact plugs are formed in first and second contact holes for exposing second and third parts in the cell area and the logic area. A third insulating layer including first through third conductive studs is formed on the second insulating layer. A fourth insulating layer including a bit line and first and second wires contacted with the first through third conductive studs is formed.

  Recently Added Patents
Zero-copy network and file offload for web and application servers
Power saving methods for wireless systems
Motor vehicle, toy and/or replica
Antibody recognizing turn structure in amyloid .beta.
Method for isomerisation of hop alpha-acids using heterogeneous alkaline earth metal based catalysts
Topical antibiotic composition for the prevention of Lyme disease
Analyte assaying by means of immunochromatography with lateral migration
  Randomly Featured Patents
Indicator illuminated with electroluminescent lighting
Regional anesthetic method and apparatus
Transflective LCD device and method of fabricating the same
Self-aligned double grids for vacuum tubes
External device support for device abstraction layer
Packet load shedding
Garden trowel tool kit
Static random access memory with merged bit lines
Method for use in simulation of an SOI device
Therapy of sarcoidosis