Resources Contact Us Home
Method of manufacturing semiconductor device having capacitor under bit line structure

Image Number 10 for United States Patent #8247304.

Provided is a method of manufacturing a semiconductor device having a capacitor under bit line (CUB) structure capable of increasing a gap between a bit line in a cell area and an upper plate of a capacitor, reducing coupling capacitance therebetween, and forming deep contacts in a logic area. A capacitor including a lower electrode, a dielectric material layer, and an upper electrode is formed in an opening of a first insulating layer for exposing a first part of a semiconductor substrate in a cell area. A second insulating layer is formed on the first insulating layer. The first and second insulating layers are etched. First and second contact plugs are formed in first and second contact holes for exposing second and third parts in the cell area and the logic area. A third insulating layer including first through third conductive studs is formed on the second insulating layer. A fourth insulating layer including a bit line and first and second wires contacted with the first through third conductive studs is formed.

  Recently Added Patents
Semiconductor device
Fluid discrimination device
Device and method for generating soft tissue contrast images
Process for production of nickel oxide-stabilized zirconia composite oxide
Process for producing polyphenylene ether composition
Nonvolatile semiconductor memory device and method for manufacturing the same
System and method for testing an integrated circuit embedded in a system on a chip
  Randomly Featured Patents
Systems and methods for controlling baseball bat swing
Method for separately permissioned communication
Snap together split sprocket
Airbag device
Automatic range finder for electric current testing
Intravaginal drug delivery device
Vapor-collecting hood especially for a commercial kitchen
Stripline signal distribution system for extremely high frequency signals
Dynamic downhole recorder