Resources Contact Us Home
Fetching all or portion of instructions in memory line up to branch instruction based on branch prediction and size indicator stored in branch target buffer indexed by fetch address

Image Number 5 for United States Patent #8171260.

The invention provides a method and apparatus for branch prediction in a processor. A fetch-block branch target buffer is used in an early stage of pipeline processing before the instruction is decoded, which stores information about a control transfer instruction for a "block" of instruction memory. The block of instruction memory is represented by a block entry in the fetch-block branch target buffer. The block entry represents one recorded control-transfer instruction (such as a branch instruction) and a set of sequentially preceding instructions, up to a fixed maximum length N. Indexing into the fetch-block branch target buffer yields an answer whether the block entry represents memory that contains a previously executed a control-transfer instruction, a length value representing the amount of memory that contains the instructions represented by the block, and an indicator for the type of control-transfer instruction that terminates the block, its target and outcome. Both the decode and execution pipelines include correction capabilities for modifying the block branch target buffer dependent on the results of the instruction decode and execution and can include a mechanism to correct malformed instructions.

  Recently Added Patents
Making transparent capacitor with multi-layer grid
Biological information monitoring system
Entropy encoding and decoding using direct level and run-length/level context-adaptive arithmetic coding/decoding modes
Server-side connection resource pooling
Identifying conceptually related terms in search query results
Method for producing vinyl acetate monomer
  Randomly Featured Patents
Combined bearing device for a rotorcraft rotor and a rotor equipped with such a bearing device
Conditioned air vestibule for refrigerated warehouse doorway
Cooling furnaces for strip products
Method and apparatus for resource assignment in a sensor network
Process for forming a Schottky barrier gate
Decoder with dynamic range compensation
Majority component proportion determination of a fluid using a coriolis flowmeter
Process for the preparation of azo dyestuffs
Distance measuring apparatus