Resources Contact Us Home
Fetching all or portion of instructions in memory line up to branch instruction based on branch prediction and size indicator stored in branch target buffer indexed by fetch address

Image Number 3 for United States Patent #8171260.

The invention provides a method and apparatus for branch prediction in a processor. A fetch-block branch target buffer is used in an early stage of pipeline processing before the instruction is decoded, which stores information about a control transfer instruction for a "block" of instruction memory. The block of instruction memory is represented by a block entry in the fetch-block branch target buffer. The block entry represents one recorded control-transfer instruction (such as a branch instruction) and a set of sequentially preceding instructions, up to a fixed maximum length N. Indexing into the fetch-block branch target buffer yields an answer whether the block entry represents memory that contains a previously executed a control-transfer instruction, a length value representing the amount of memory that contains the instructions represented by the block, and an indicator for the type of control-transfer instruction that terminates the block, its target and outcome. Both the decode and execution pipelines include correction capabilities for modifying the block branch target buffer dependent on the results of the instruction decode and execution and can include a mechanism to correct malformed instructions.

  Recently Added Patents
Stabilised prostaglandin composition
Tone enhancement bracket
Live-attenuated compositions for bacterial infections
Fluorescent proteins
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Resource capacity monitoring and reporting
Methods of isolating bipotent hepatic progenitor cells
  Randomly Featured Patents
Thioacetate compounds, compositions and methods of use
Method and apparatus for producing power from two-phase geothermal fluid
Method, apparatus and system for controlling power transients in a Raman-amplified optical transmission system
Method and apparatus for configuring communication between devices in a computer system
Process for the preparation of chlorofluronitrobenzenes and difluoronitrobenzenes
Lens for light emitting diode
Floating water sunglasses
System for regulating multicomputer data transfer by allocating time slot to designated processing task according to communication bandwidth capabilities and modifying time slots when bandwidt
Optical glass, glass material for press molding, optical element blank, optical element and manufacturing method thereof
Composite high frequency component and mobile communication apparatus incorporating the same