Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Block polymers and their process of preparation
Scaleable status tracking of multiple assist hardware threads
Optical modulation element
Vending machine
Device for increasing chip testing efficiency and method thereof
Transmission terminal, transmission system, transmission method, and recording medium storing transmission control program
Systems and methods for economic retirement analysis
  Randomly Featured Patents
Expandable external penile support device (EEPSD) with attachments and method of manufacturing
Device and method for alignment of an automobile body
Hybrid maize 34A15
Drug use deterring game
Solenoid valve
Microelectronic interconnect structures and methods for forming the same
Venting device intended for a motor vehicle tank
Interior rose
Transflective liquid crystal display panel, liquid crystal display module and liquid crystal display thereof
Dual capability piezoelectric shaker