Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Implicit certificate scheme
LED lamp including heat dissipator
Non-disruptive configuration of a virtualization controller in a data storage system
Sign language keyboard and sign language searching apparatus using the same
Method and system for providing status of a machine
Antibody recognizing turn structure in amyloid .beta.
Graphical user interfaces and occlusion prevention for fisheye lenses with line segment foci
  Randomly Featured Patents
Composition for bleaching human hair
Self-centering hitch
Plant cellulose synthase and promoter sequences
Watermarking images with wavepackets encoded by intensity and/or phase variations
Print cartridge servicing for an inkjet printing system using stationary print cartridges
Erasable optical memory and method
Image processing method for system employing pattern matching
Collaborative development environments for software
Promotional scanning and validating device
Electric membrane switch with seven contact positions