Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Electric power steering apparatus
Memory with separate read and write paths
360-degree angle decoder
Latch-up free ESD protection
Multiplanar image displays and media formatted to provide 3D imagery without 3D glasses
Defect inspection method and device therefor
Fast and compact circuit for bus inversion
  Randomly Featured Patents
Multi-speed transmission
Miniaturized all-reflective holographic fourier transform imaging spectrometer based on a new all-reflective interferometer
Laser image display, and optical integrator and laser light source package used in such laser image display
Adsorbent materials
Power wedge clamp with guided arm
Sterile tubular drape
Padlock with tamper alarm
Magnetic recording medium
Toner and manufacturing method thereof