Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Image capture apparatus and program
Specification of latency in programmable device configuration
Lighting elements
Sub-resolution assist feature repair
Superagonistic anti-CD28 antibodies
Method for conformal plasma immersed ion implantation assisted by atomic layer deposition
Communication system including a switching section for switching a network route, controlling method and storage medium
  Randomly Featured Patents
Nonvolatile semiconductor memory device
Methods and systems for open source collaboration in an application service provider environment
Hydrotherapeutic foot massager
Concentrating apparatus
Band saw
Method for treating landfill leachate
Preventive device of rubber glove against fluid-stain
Diagnosis apparatus for fuel vapor purge system
Projection liquid crystal display apparatus, process for producing holographic optical element for use in the display apparatus and holographic optical element produced by the method
Locking tail-gate assembly