Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Navigation device, navigation method, and navigation program
Vehicle and communication monitoring
Determining ill conditioning in square linear system of equations
Wafer-level chip scale package
Process to increase selectivity to ethylene in oxygenates-to-olefins conversions
Image coding apparatus and image decoding apparatus
Multiple carrier compression scheme
  Randomly Featured Patents
Method and apparatus for forming opposing holes in a side wall of a tubular workpiece
Drive arrangement for a roll bar of motor vehicles
System for the optical identification of coding on a diagnostic test strip
Optical fiber with cured polymeric coating
Tablet computer
Method and system for efficient space management for single-instance-storage volumes
Magnetic water activator
Secure fingerprint matching by hashing localized information
Semipermeable liquid crystal display device and manufacturing method thereof
Methods and apparatus for verifying context participants in a context management system in a networked environment