Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Method and system for determining a suppression factor of a suppression system and a lithographic apparatus
Memory circuit and method of forming the same using reduced mask steps
Porous polymeric resins
Cylindrical lithium secondary battery comprising a contoured center pin
Inductive signal transfer system for computing devices
Systems and methods for archiving and retrieving navigation points in a voice command platform
Method for inhibiting thermal run-away
  Randomly Featured Patents
Packet routing and switching device
Sound synthesizing apparatus
Adjustable nozzle spacer
Tape mounted heatsink package for electronic parts
Anti-ILT7 antibody
Strip material center guide assembly
Bandgap voltage reference circuit
Hand-held scan data handling system
Diagnostic telemetry system for an apparatus for detection and treatment of tachycardia and fibrillation
Evaporative air conditioner