Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Arrangements and method relating to communication bearers
Device and method for processing input data of protective relay
Wide viewing angle indicators for network devices
1,3-diiodohydantoin compound and production method thereof
Battery loading and unloading mechanism
Dimmable LED light fixture having adjustable color temperature
Use of LPA for encouraging pregnancy, and fertility agent
  Randomly Featured Patents
Multi-position housing made of metal extruded section member for manufacturing a waterproof power electronic device
Enzyme inhibition immunoassay
Counterflow leak detector with high and low sensitivity operating modes
SQL-based Naive Bayes model building and scoring
Local control of multiple context processing elements with major contexts and minor contexts
Data acquisition apparatus
Eradicable inks
Microwave oven
Disk controller for detecting hang-up of disk storage system
Medical or veterinary injection device