Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Method for carrying out a chemical reaction
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
Personal warming apparatus
Method for computing an energy efficient route
Method and apparatus for policy-based network access control with arbitrary network access control frameworks
Light-source control device, light-source control method, image reading device, and image forming apparatus
  Randomly Featured Patents
Communication device
Angle-of-rotation measuring device
Fuser apparatus
Externally actuated enclosure latch assembly
Treatment of exhaust gases to reduce multi-valent heavy metals
Vehicle body
Notebook/portfolio with writing pad
Fiber optic cable breakout configuration with retention block
Control and measuring instruments for conditioning and refrigerating units
Product packing machine