Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Display screen or portion thereof with icon
Asynchronous task execution
Chair structure
Computer product, information retrieval method, and information retrieval apparatus
Coordinate measuring device and method for measuring with a coordinate measuring device
Bi-level switching with power packs
Actuator, actuator structure and method of manufacturing actuator
  Randomly Featured Patents
Human metabotropic glutamate receptor
Information processing system, information processing unit, control method, program and a recording medium
Angelonia plant named `DANALON5`
Supersensitization of silver halide photothermographic emulsions
Shielded radio frequency transmission cable having propagation constant enhancing means
Semiconductor device
Wheelchair lift with improved outer, inner, and side barriers
Cable coring tool
Vibrating screen assembly with integrated gasket and frame
User simulation for viewing web analytics data