Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Spring feeder
Semiconductor device
Electronic device and control method for controlling powering-saving state of electronic device
Elastomeric cover for the weighted head of a jig-type fishing lure
Process to make structured particles
Plastically deformable inter-osseous device
Method for manufacturing and making planar contact with an electronic apparatus, and correspondingly manufactured apparatus
  Randomly Featured Patents
Sewing machine with an upper feed mechanism
Novel method and compositions for introducting alien DNA in vivo
Acoustic drum
Buffer descriptor prefetch in network and I/O design
Check transaction processing, database building and marketing method and system utilizing automatic check reading
Contact strip for electrical connector
Method and apparatus for deactivating a hillholder function
Cleaning brush having fibers of different lengths
Integrated auction