Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Passive translational velocity measurement from optical information
Solar cell using polymer-dispersed liquid crystals
Making transparent capacitor with multi-layer grid
Switchgear operating apparatus and three-phase switchgear
Resistive random access memory cell and resistive random access memory module
Systems and methods for cryopreservation of cells
Fabrication of high gradient insulators by stack compression
  Randomly Featured Patents
Surgical therapeutic instrument
Total gym
Ladder accessory
Intercalates and exfoliates formed with monomeric carbonyl-functional organic compounds, including carboxylic and polycarboxylic acids; aldehydes; and ketones; composite materials containing s
Automatic powdered milk fillers
Use of ketone, alcohol and Schiff base-containing compositions for repelling blood feeding arthropods and apparatus for determining repellency and attractancy of semiochemicals against and for
Chamber having discharge base
Container seal
Method and apparatus for controlling air-fuel ratio in internal combustion engine
Method of forming seamed metal tube