Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Efficient location discovery
High brightness laser diode module
Interference suppressing OFDM system for wireless communications
Retrievable outgoing audio messaging
Data encoding and decoding apparatus and method thereof for verifying data integrity
Deflection device for a scanner with Lissajous scanning
Light emitting device and electronic device
  Randomly Featured Patents
Kerning method and electronic typographic/editing apparatus
Light source device and liquid crystal display device using the same
Route confirmation method and device
Picture frame
Integrated toner transport/toner charging device
Method for identifying agonists or antagonists of the G-protein coupled receptor mas-like 1
Three closure dispensing cap for a container
Recirculating fan thermostat
Vehicular door lock having super-lock mechanism