Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Device and method including a soldering process
Method for conformal plasma immersed ion implantation assisted by atomic layer deposition
Liquid crystal display device
Vehicle seating system and method for reducing fatigue with changing actuator movement
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
Moving picture decoding device and moving picture decoding method
Heating pad
  Randomly Featured Patents
Extended bandwidth transmitter for crosstalk channels
Wireless communication system for communication among a plurality of mobile game apparatuses that have differing priorities
Polycrystalline material having a plurality of single crystal particles
Tube alignment bracket
Method for online analytical processing (OLAP)
Lactic acid bacteria with anxiolytic properties and uses thereof
Electrical connector with interlocking living hinge
Collimating plate and backlight system
Method for fabricating thermally insulated pipeline section
Textured thread and process for obtaining the same