Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Integrated circuit packaging system with support structure and method of manufacture thereof
Hybrid powertrain and method for controlling a hybrid powertrain
Ion trap for cooling ions
Telephony usage derived presence information
Display device
Gimbaled LED array module
Surface treating implement
  Randomly Featured Patents
Health support device and method of producing the same
Replaceable water filter assembly for water-bottle fed cooler housing
Luminance compensation apparatus and method
Page buffer circuit of flash memory device
Composition for optical material
Transport system for advancing copy sheets through tandem duplicating system
Subscriber authentication in a mobile communications system
Mobile IP dynamic Home Address resolution
Plastic cup holder for flaming candle