Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Methods and devices for detecting and measuring environmental conditions in high performance device packages
Fusing device to prevent overheating of a heating member and image forming apparatus having the same
Methods of prognosing a rheumatoid arthritis remission phenotype
Washing machine
Method and system for encrypting data in a wireless communication system
Paging of a user equipment (UE) within a wireless communications system
Sliding-type portable communication device
  Randomly Featured Patents
Method and arrangement for maintaining synchronization in association with resetting a communication connection
Flow-through provisioning in utility AMR/AMI networks
Configuring circuitry in a parallel processing environment
Downcrowdable telescopic augering apparatus
Liquid crystal display device with phase difference plate having particular .DELTA.nxd perpendicular to surface over .DELTA.nxd at angle to surface
Cylinder head with welded-on cylinder and method of making said welded unit
Soybean variety 97b61
Human deoxycytidine kinase 2
BIOS independent power management for portable computer