Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Neurostimulation system
Voltage detecting device for LED driver
Control device with adjusting pulse width modulation function and the backlight module thereof
System and method for determining a characterisitic of an object adjacent to a route
Immunotherapy in cancer treatment
Security authentication method, apparatus, and system
Self-correcting amplifier system
  Randomly Featured Patents
Process for the hybridization of cotton
Method and equipment for accessing a telecommunication network
Apparatus and methods for forming composite stiffeners and reinforcing structures
Automatic clearance adjuster
Condensate drain hose fitting for a floor drain
Open-hole mudcake cleanup
Metadata quality improvement
Maize stress-responsive promoter
Semiconductor light emitting device with integrated electronic components
Apparatus and method for adjusting white balance in a digital imaging device