Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Multi-domain dynamic group virtual private networks
Systems and methods to provide communication history for communication devices
Method of analyzing cell structures and their components
Mobile terminal and controlling method thereof
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
Method and system for detecting data modification within computing device
Avirulent oncolytic herpes simplex virus strains engineered to counter the innate host response
  Randomly Featured Patents
Conveyor-technology device
Driver's arousal level estimating apparatus for vehicle and method of estimating arousal level
Mold for skin covered foamed plastic molding
Inductors with through VIAS
Pump for dispensing flowable material
User interface for an electronic trading system
Defect resolution methodology and target assessment process with a software system
Fixed curved jumper
Protective cover for handle