Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Liquid crystal display device
Method, apparatus or computer program for changing from scheduled to unscheduled communication modes
Image sensor pixels with junction gate photodiodes
Scalable packet processing systems and methods
Media used in digital high speed inkjet web press printing
  Randomly Featured Patents
Production of polyester fibers of improved stability
Non-retarding fluid loss additives for well cementing compositions
Process for preparing unsaturated ethers
Plastic containers with micro-optic identification
Thermal and inkjet printer
Convertible body supporting pads
Band-shaped article and production process therefore
Method for producing a single crystal and a single crystal
Resistance dividing circuit and manufacturing method thereof
Fibre-reactive formazan dyes containing .beta.-chloroethylsulfonyl or vinylsulfonyl bonded via phenylaminotriazinylamino