Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Apparatus for touch screen avionic device
Adapter plate for use in mounting an audio/visual device or the like to a surface
Method for spore detection
Package for product
Method and system for parallelizing data copy in a distributed file system
Medical injector
Method and apparatus for producing homogeneous magnetic fields
  Randomly Featured Patents
Ultrasound radiation device into a material
Method of non-uniformity compensation (NUC) of an imager
Detergent compositions comprising a mixture of phosphate esters
Maxillary bone extensor
Polymer-coated thin glass film substrates
Conductive layer connection structure of a semiconductor device and a method of manufacturing thereof
Display system
Over-molded base plate and method of manufacture of over-molded base plate for a disc drive
Product protector
Water box and expansion chamber device for a heat exchanger, in particular a radiator for a motor vehicle