Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
System and method for computational unification of heterogeneous implicit and explicit processing elements
Variable speed traffic control system
Organic light emitting display apparatus
Charged-particle beam lens
Account and customer creation in an on-line banking model
Method and device for detecting the dysfunction of a gas pressure sensor in a vehicle tire
Composition comprising a mixture of dextro- and levo-amphetamines complexed with ion-exchange resin particles to form drug resin particles
  Randomly Featured Patents
Bearing isolator
Marker suitable as a golf fairway marker
Vacuum metallized dielectric substrates and method of making same
Apparatus and method for failure diagnosis of fuel vapor purge system
Depth control arrangements for a rotary row cleaner for a planter
Power saving circuit for wireless pointer
Inertia reel using modular locking mechanism
Loose fill packaging material
Method of configuring power tool electronics in a hand-held power tool
Monocrystalline three-dimensional integrated circuit