Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
System and method for creating a build set and bill of materials from a master source model
Cathode active material and lithium secondary battery comprising the same
Process and intermediates for preparing lapatinib
Molded surface of a concrete product
Switching module and switching synchronization system
Detecting mirrors on the web
System and method of verification of analog circuits
  Randomly Featured Patents
Liver cancer biomarkers
Encoder installing structure
Alkoxyamines derived from beta-phosphorylated nitroxides, and use thereof for preparing polymerized or non-polymerized mono- or polyalkoxyamines
Mobile communication terminal
Switchboard drawout apparatus incorporating joint clamping mechanism
Overshoe construction
Mobile concrete or rock cutting apparatus
Cylinder flow calculation system
Connector for small diameter elongated sonar arrays
Method and apparatus for locating improperly positioned or bent rolls