Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Method and apparatus for managing communication services for user endpoint devices
Check weigher comprising of a rotating weighing chute with an accumulating and a discharge position that calculates flow rate by measuring weight accumulated during a predetermined time interv
Subband SNR correction in a frequency selective scheduler
Image forming apparatus and method
Image forming apparatus assembled with a fixing member and a pressing member
Implant free extremely thin semiconductor devices
Live-attenuated compositions for bacterial infections
  Randomly Featured Patents
Coding system and decoding system
Methods for treating hearing loss
Device and method for detecting overlapping objects
Command value decision unit
Inventory determination for facilitating commercial transactions
Production of low-cholesterol milk fat by solvent extraction
Evaluation system for analog-digital or digital-analog converter
Flame-retardant epoxy resins
Methods and compositions for the treatment and diagnosis of systemic anthrax infection
File cache optimization using element prioritization