Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Reference circuit with curvature correction using additional complementary to temperature component
Debugging using code analysis
Uplink interference mitigation method and apparatus
Methods, systems, and products for providing communications services
Computer program and apparatus for evaluating signal propagation delays
Portion of display panel or screen with an icon
  Randomly Featured Patents
Method for mapping a network fabric
Boat arch
Cove base corner cover
Work space control apparatus
Lifting magnet unit with a gripping mechanism
Diaphragm from a diaphragm valve
Apparatus for warning that a key-operated device in a vehicle is inoperative
3-Dicyanomethylidene-2,3-dihydrothiophen-1,1-dioxide derivatives
Visored cap with visor in displaced position
Harrow plow and method