Resources Contact Us Home
Jitter buffer control method and communication apparatus

Image Number 8 for United States Patent #8149884.

Disclosed is an apparatus comprising a jitter buffer that writes and reads packets transmitted via a packet network from a transmission node, a clock correction unit that obtains an inter-packet jitter, based on difference information between time stamp information at the time of reception of the packet on a receiving side and time stamp information attached to the packet at the time of transmission of the packet by a transmission node with regards to packets received before and after and obtains a transmission frequency and a PLL unit that receives frequency information from the clock correction unit and generates a clock of the frequency. A scheduler uses a frequency from the PLL unit as a transmission frequency to transmit a packet from the jitter buffer unit.

  Recently Added Patents
Functional component compensation reconfiguration system and method
Portable stand
Emergency whistle, flashlight, and compass
Method and apparatus for determining the altitude of a mobile device
Determining phase-specific parameters of a physiological variable
Display stand for a mobile tablet computer
Differentiated PSIP table update interval technology
  Randomly Featured Patents
Sharpener mounting construction
Citrus fiber additive product and process for making same
Well casing packers
Scuff plate
Needle threading apparatus for a two-needle sewing machine
Ball throwing machine with adjustable tripod leg
Process and device for operating an exhaust gas burner
Divider which iteratively multiplies divisor and dividend by multipliers generated from the divisors to compute the intermediate divisors and quotients
Heat seal apparatus
Transistor and circuit incorporating same