Resources Contact Us Home
PWM clock generation system and method to improve transient response of a voltage regulator

Image Number 5 for United States Patent #8148967.

A pulse control clock generator for a voltage regulator including a comparator, a window circuit, a filter circuit, a ramp circuit, and a current circuit. The comparator compares a ramp voltage with a compensation voltage and provides a corresponding pulse control signal. The compensation voltage is indicative of output voltage error. The window circuit adds a window voltage to the compensation voltage to provide a hysteretic voltage. The filter circuit filters the hysteretic voltage to provide a filtered hysteretic voltage, such that a difference between the compensation voltage and the filtered hysteretic voltage is reduced in response to a load increase. The ramp circuit provides a repetitive ramp voltage which ramps between the filtered hysteretic voltage and the compensation voltage based on the pulse control signal. The current circuit increases a slope of the ramp voltage in response to the load increase.

  Recently Added Patents
Electric power steering apparatus
Proximity search methods using tiles to represent geographical zones
Memory device program window adjustment
Simplifying lexicon creation in hybrid duplicate detection and inductive classifier systems
Method and composition for improving skin barrier function
Woven mesh substrate with semiconductor elements, and method and device for manufacturing the same
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
  Randomly Featured Patents
Variable array punch
Process for producing a cam with sinusoidal cam lobe surfaces
Tobacco and related products
Hybrid nanostructure array
Transflective liquid crystal display with gamma harmonization
Semiconductor package with adhesive material pre-printed on the lead frame and chip, and its manufacturing method
Flexible hose
Passive battery discharge device
Semiconductor transistor having a stressed channel
Even and odd frame combination data path architecture