Resources Contact Us Home
PWM clock generation system and method to improve transient response of a voltage regulator

Image Number 5 for United States Patent #8148967.

A pulse control clock generator for a voltage regulator including a comparator, a window circuit, a filter circuit, a ramp circuit, and a current circuit. The comparator compares a ramp voltage with a compensation voltage and provides a corresponding pulse control signal. The compensation voltage is indicative of output voltage error. The window circuit adds a window voltage to the compensation voltage to provide a hysteretic voltage. The filter circuit filters the hysteretic voltage to provide a filtered hysteretic voltage, such that a difference between the compensation voltage and the filtered hysteretic voltage is reduced in response to a load increase. The ramp circuit provides a repetitive ramp voltage which ramps between the filtered hysteretic voltage and the compensation voltage based on the pulse control signal. The current circuit increases a slope of the ramp voltage in response to the load increase.

  Recently Added Patents
Base station apparatus and method for use in mobile communication system
Device and method for processing input data of protective relay
Systems and methods for economic retirement analysis
Reserving a time block in a calendar application to account for a travel time between geographic locations of appointments
Communication terminal, communication system, server apparatus, and communication connecting method
Bluetooth headset
  Randomly Featured Patents
Match design with burn preventative safety stem construction and selectively impregnable scenting composition means
System and method for selecting functions based on a finger feature such as a fingerprint
Granular ceramic for improving burning efficiency of hydrocarbon oils and method of producing the same
Method for operating a position measuring system and position measuring system for the purpose
Allergy test chamber
Method of manufacturing composite roofing and building cover material with integrally formed nail tabs
Efficient and flexible data organization for acceleration data structure nodes
Shift-register circuit
Method for manufacturing a semiconductor device having reduced resistance of diffusion layers and gate electrodes