Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Collaborative computing community role mapping system and method
Protocol delay measuring device and protocol delay measuring method
Anti-FGFR3 antibodies and methods using same
Home appreciation participation notes
Variable delay line for delay locked loop
Apparatus and method for multiple pagings in broadband wireless communication system
Touch screen guitar
  Randomly Featured Patents
Thickened aqueous cleaning compositions
Style sheet animation creation tool with timeline interface
Cost discounting to provide dominant participation strategy arbitration for online advertising and arbitrations supporting offers from different cost discounting methodologies
Process of producing tension-proof, impermeable, flexible bands, in particular for presses to dewater fiber material webs
Automatic document image revision
Olefin ethylation process
Amphiphilic graft polymers based on graft bases containing n--vinylcarboxylic acid units, process for their preparation and their use
Road shoulder grading attachment
Multiple antenna energy harvesting