Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Real-time demand prediction in a fast service restaurant environment
Power control arrangement for long term evolution time division duplex method and apparatus
Automatic logical position adjustment of multiple screens
Method and apparatus for a battery docking connector having reserve power for hot battery swap
Preparation process of transition metal boride and uses thereof
Storage apparatus and storage apparatus management method performing data I/O processing using a plurality of microprocessors
Multi currency exchanges between participants
  Randomly Featured Patents
Reception method, reception device, transmission method, transmission device, transmission/reception method, transmission/reception device
Two piece center mull for multiple door assembly
Input-output circuit of reduced device area for semicustom semiconductor integrated circuit
Light guide connection port for a disposable arthroscope
Visor attached article holder
Combined object capturing system and display device and associated method
Control apparatus for internal combustion type electric locomotive
Dual-port array with storage redundancy having a cross-write operation
Welding accessory arrangement
Auxiliary grid electrode for X-ray tubes