Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Intelligent and automated code deployment
Methods and systems for creating a tail risk hedge index and trading derivative products based thereon
Quantitative sleep analysis system and method
Personal warming apparatus
Segmented display panel and camera with segmented display
Method and apparatus for belling plastic pipe
Encoding digital content based on models for predicting similarity between exemplars
  Randomly Featured Patents
Continuous motion in-line sealer
Edge correction method and apparatus
Method and system for improved electronic task flagging and management
Methods and tools for identifying compounds which modulate atherosclerosis by impacting LDL-proteoglycan binding
Process for use of photoresist composition with deep ultraviolet radiation
Enameling lacquer, process for the manufacture of the lacquer and application of the lacquer to enameling wires
Facsimile to E-mail communication system with local interface
Positive resist composition containing alkali-soluble phenolic resin, quinonediazide sulfonic acid ester photosensitive agent and polyhydroxy sensitizer
Rasterization tile coalescer and reorder buffer
Burner housing and plenum configuration for gas-fired burners