Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
Anti-infective derivatives, method for the production thereof, pharmaceutical compositions containing same and uses of said derivatives in treatment
Interactivity model for shared feedback on mobile devices
Automated incorporation of expert feedback into a monitoring system
Flip flop shoe
Method and arrangement for controlling semiconductor component
Solid-state image capture device and image capture apparatus
  Randomly Featured Patents
Semiconductor memory device and method of testing the same
Monoclonal antibodies to cell surface antigens of human renal cancer
Self-inking stamp
Method and apparatus for producing and distributing live performance
High ratio silicate foundry sand binders
Ophthalmic compositions
Method for producing steel strip for tin plate and tin-free steel plate in various temper grades
Self-temperature control type glow plug
Golf cleat with quick attach and lock and outwardly angled faceted teeth
All-electric vehicle control system