Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Process for the production of electric energy by the excitation and capture of electrons from ground or water sources
LED package chip classification system
Real ear measurement system using thin tube
Soybean cultivar CL1013663
Optoelectronic semiconductor chip and method for manufacturing a contact structure for such a chip
Mobile computing terminal
Method and device for generating low-jitter clock
  Randomly Featured Patents
Preparation of multi-component Ce, Zr, Mox high oxygen-ion-conduct/oxygen-storage-capacity materials
Electromagnetic energy-carrying tube and fabrication method therefor, and the combination thereof with suction cleaning apparatus
Frameless glass door
String adjuster in brassiere/body suit
Shunt for indirectly heated bimetallic strip
Determination of turbine blade cross-sectional area
Vacuum appliance filter condition indicator
Run-time data type description mechanism for performance information in an extensible computer system
Barbeque grill with paper start facility