Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Case for a tablet computer
Reducing energy and increasing speed by an instruction substituting subsequent instructions with specific function instruction
Tie down strap hook
Concentrating photovoltaic system module with actuator control
Contact lens material
Primed stem cells and uses thereof to treat inflammatory conditions in joints
Methods for the production of aligned carbon nanotubes and nanostructured material containing the same
  Randomly Featured Patents
Integrated dark matrix for an active matrix liquid crystal display with pixel electrodes overlapping gate data lines
Coin display holder for the fifty statehood quarters
Method for reducing defects of gate of CMOS devices during cleaning processes by modifying a parasitic PN junction
Signal transfer across a voltage domain boundary
Arm chair
2-methylene-(20S,25S)-19,27-dinor-(22E)-vitamin D analogs
Solderless connector technique and apparatus
Range hood with grease collecting motor housing
Strut removal tool
Process for preparing selectively cross-linked polyethylene orthopedic devices