Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Production of battery grade materials via an oxalate method
Method and apparatus for feeding a polyurethane mixture into hollow bodies
In-vehicle electronic control apparatus having monitoring control circuit
Methods, systems and apparatus for displaying the multimedia information from wireless communication networks
Preamplifier-to-channel communication in a storage device
Visibility radio cap and network
  Randomly Featured Patents
Method and apparatus for conducting seismic surveys from a single well having both seismic sources and receivers deployed therein
High brightness and high contrast plastic leaded chip carrier LED
Process of producing gasoline, diesel and carbon black with waste rubbers and/or waste plastics
Method of forming a dual damascene structure utilizing a developable anti-reflective coating
Handheld telephone
Calling subscriber information notification
Method and apparatus for using Doppler modulation parameters for estimation of vibration amplitude
Grown side-wall silicided source/drain self-align CMOS fabrication process
Multi-carrier communications with group-based subcarrier allocation
Adjusting power