Resources Contact Us Home
Memory device with buried bit line structure

Image Number 5 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Light receiving element with offset absorbing layer
Process for the preparation of protected L-alanine derivatives
Radio communication system, transmission apparatus, reception apparatus, and radio communication method in radio communication
Medical device arm
Optical packet signal transmission device and WDM optical communication network
Aisle barrier
Method and apparatus for prioritizing data transfer
  Randomly Featured Patents
Unit for checking the dosing of pharmaceutical material in a capsule filling machine
Retainer sheet
Locating services using compiled scopes
Apparatus for measuring the processing temperature of workpieces particularly semiconductor wafers
Heart assist system
Food storage tray
Method for controlling the drive mechanism of a vehicle
Feedback control of processor use in virtual systems
Container coating method
Frequency forming circuit with pulse swallower