Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Requirements model comparative analysis method for effort estimation in customizing a network monitoring and control system
Automated dynamic differential data processing
Method for superconducting connection between MgB2 superconducting wires via a MgB2 matrix made from a boron powder compressed element infiltrated with Mg
Cytokine receptors associated with myelogenous haematological proliferative disorders and uses thereof
Input system including position-detecting device
Washing-up bowl
  Randomly Featured Patents
Enhanced diagnosis with limited failure cycles
Distributed internet user experience monitoring system
Ultrasonic measurement of the running time and quantity for detecting the concentration of particles in a flowing fluid
Method of operating a continuous wave radar
Liquid fuel injection pump
Load driving semiconductor apparatus
Correction fluid
Heat-shrinkable flexible cushioning material and method of forming the same
Computerized replication of data objects
Plasma panel light pen tracking using adaptive tracking scan