Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Optoelectronic component and method for producing an optoelectronic component
Communication system and data transmission method thereof
Vehicle window opening and closing control device
Magnetic reading and writing device
Display window with level of service graphical user interface
Combination for composite layered chip package
Synthetic refrigeration oil composition for HFC applications
  Randomly Featured Patents
Method and apparatus for modifications made to a video signal to inhibit the making of acceptable videotape recordings
Universal power interface bus
Device for forming a bipolar signal of 50% duty cycle
Aminofunctional silicone compositions and methods of use
Structure of shower with swivel brush and multi-step drain control
Medical data transport over wireless life critical network
Sulfamato hydroxamic acid metalloprotease inhibitor
Josephson logic gate having a plurality of input ports and a Josephson logic circuit that uses such a Josephson logic gate
Process for the preparation of reaction products of natural resinic acids and formaldehyde