Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Dynamic trunk distribution on egress
DC/DC converter, power supply circuit, and semiconductor device
Methods of forming semiconductor devices having diffusion regions of reduced width
Adhesive structure of optical device, adhesion method, and optical pickup device
Feature-based autocorrection
.beta.-2 microglobulin as a biomarker for peripheral artery disease
Virtual physician acute myocardial infarction detection system and method
  Randomly Featured Patents
Pivotable window sash assembly
Scanning multichannel spectrometry using a charge-coupled device (CCD) in time-delay integration (TDI) mode
Transfer-and-fixation system with preheated printing medium for creating images using liquid-development electrophotographic apparatus
Aqueous fertilzer suspension containing at least phosphate ions and calcium or magnesium ions and a use of the suspension
Automatic shearing device
Automobile brake locking system
System and method for providing shopping aids and incentives to customers through a computer network
System for animal evaluation through image acquisition
Method of packaging a coiled trimmer line