Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Device to control force required to depress accelerator pedal
Polypeptides and immunizing compositions containing gram positive polypeptides and methods of use
Headset electronics
Ion implantation method and ion implantation apparatus
Dynamic rebasing of persisted time information
Proximity search methods using tiles to represent geographical zones
Elementary network description for efficient link between neuronal models and neuromorphic systems
  Randomly Featured Patents
Method and test kit for detection of antibodies
Computerized pool cue
UV Curable composition of a thermosetting condensation resin and Group VIa onium salt
Defrost control method for use in a refrigerator
Method and apparatus for removing set mortar from recovered building bricks
System and method for real-time monitoring and failure prediction of electrical submersible pumps
Compositions based on alkylene-alkyl acrylate copolymers and silanol condensation catalysts; and the use thereof in the production of covered wires and cables
Crosslinking of mercaptan containing polymers with polyaldehyde compounds
Cyclically controlled welding purge chamber
Substituted thiazoles and the use thereof as inhibitors of plasminogen activator inhibitor-1