Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Battery comprising circuitry for charge and discharge control, and method of operating a battery
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Mobile communication device monitoring systems and methods
Fuser member
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Method and system for facilitating micropayments in a financial transaction system
Chair structure
  Randomly Featured Patents
Aspartic acid derivatives
Systems and methods for sharing data from web accessed calculators
Mechanical layer and methods of shaping the same
Riser cracking for maximum C3 and C4 olefin yields
Stable lipid-comprising drug delivery complexes and methods for their production
Tablet composition
Hybrid tea rose plant named `Meivamo`
CMOS devices with hybrid channel orientations, and methods for fabricating the same using faceted epitaxy
Hingeless helicopter rotor with improved stability
Image processing method, apparatus and memory medium therefor