Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Control system for an internal combustion engine
Semiconductor assembly and semiconductor package including a solder channel
Method for releasing a locking in mobile terminal and mobile terminal using the same
Method and system for establishing enhanced key when terminal moves to enhanced universal terminal radio access network (UTRAN)
Categorization of design rule errors
Optical analysis device, optical analysis method and computer program for optical analysis
  Randomly Featured Patents
Cyclic GMP dependent protein kinase as a chemotherapeutic target for antiprotozoal agents
System information transmission method and subframe structure
Kickstand bumper
Light fixture trim
Developing roller having insulating and conductive areas
Power storage device and image forming apparatus
Non-handed plastic sunvisor
Coatings for polyolefinic products and products covered by said coatings
Method and apparatus for the regeneration of hydrocarbon synthesis catalysts
Method and apparatus for exchanging routing information between virtual private network sites