Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Semiconductor integrated circuit
Electronic component, a semiconductor wafer and a method for producing an electronic component
Satellite mounting pole
Plants and seeds of hybrid corn variety CH336383
Vehicle wheel rim protector
Method for detecting directions of regularity in a two-dimensional image
  Randomly Featured Patents
VCR tape loading mechanism with reduce motor current drawing during loading by staggering time type loading arms contact the base stops
Wireless repeater using polarization diversity in a wireless communications system
Grignard reagents prepared from 5-halopentan-2-one propylene ketals
Default schema mapping
Quadrature compensation technique for vibrating gyroscopes
Bed side rail having cavity for infusion unit
Filtering circuit, phase identity determination circuit and delay locked loop
Flat panel display device with at least two-layer sealing passivation layer
Chocolate drawing method
System and method for oilfield production operations