Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Bull stationery tab
Documentation roadmaps and community networking for developers on large projects
Memory component and memory device
DFPase enzymes from Aplysia californica
Systems and methods for optimizing capital structure of a financial institution
Method for manufacturing thin film transistor and method for manufacturing display device
Display panel and gate driving circuit and driving method for gate driving circuit
  Randomly Featured Patents
Electric switch housing with dust tight chamber captivating wire termination screws
Selective mode multi-stage vacuum pump
Actuating electromotor for technical devices, in particular in motor vehicles
Method for using internal semiconductor junctions to aid in non-contact testing
Monohydric alcohol-free transparent moisturizing bar soap
Constant concentration delivery device and method for vaporized substances
Low profile electronic weighing apparatus
Miniature opto-mechanical anemometer
Process for preparing ceramic molding