Resources Contact Us Home
Memory device with buried bit line structure

Image Number 2 for United States Patent #8148770.

A memory device includes a number of memory cells and a bit line structure coupled to a group of the memory cells. The bit line structure includes an upper portion having a first width, and a lower portion having a second width, where the first width is less than the second width.

  Recently Added Patents
Method for combining images and magnetic resonance scanner
Tiered cost model for access to a computer network
Method of hydrothermal liquid phase sintering of ceramic materials and products derived therefrom
Flat panel display
Method of publicly displaying a person's relationship status
Baseball themed hand clap maraca
Cryptography on a simplified elliptical curve
  Randomly Featured Patents
Switching control for multiple stage time division switch
Method of cooling a rolled stock and a cooling bed for effecting the method
Brake actuator mechanism with overload protection
Radioactively labeled somatostatin-derived peptides for imaging and therapeutic uses
Information processing apparatus in which a cache memory can be operated in both store-in and store-through modes
Indazole peptidomimetics as thrombin receptor antagonists
Programmable integration time photosensitive sensor
System for revealing cracks in cylindrical members such as bolts, axles, etc., in situ
Belt press frame
Solar powered cellular phone charger