Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for inter-cell interference mitigation for a mobile communication system










Image Number 5 for United States Patent #8145252.

A method for reducing inter-cell interference (ICI) in a mobile communication system controls transmission signal power of an uplink signal from a terminal based on signal power measurement for a signal received from a base station of a neighboring cell. A terminal receives a signal from a base station of a neighboring cell via a wireless channel, measures a channel response against a threshold value across an applicable frequency band by using the received signal, determines a transmission signal power for each frequency band used for data transmission based on the measured channel response, and transmits data to a home cell base station according to the transmission signal power for each frequency band. The terminal may measure a channel response based on signals received from multiple base stations in multiple neighboring cells, and may also evaluate signal power of a signal transmitted from the home cell.








 
 
  Recently Added Patents
Preamplifier-to-channel communication in a storage device
(4932
Subband SNR correction in a frequency selective scheduler
Signal phase-based location of network nodes
Prevention and treatment of osteoarthritis
Error correct coding device, error correct coding method, and error correct coding program
1,3-diiodohydantoin compound and production method thereof
  Randomly Featured Patents
Method of oxygenating yeast slurry using hydrophobic polymer membranes
High power broadband combiner having ferrite cores
System and method for projection lithography with immersed image-aligned diffractive element
Semiconductor device includes gate insulating film having a high dielectric constant
Image forming apparatus with a drive motor that can rotate a rotary developing unit
Variable pitch garden hoe tool
Electronic camera
Fountain attachment for a faucet
Floating gate MOS transistor charge injection circuit and computation devices incorporating it
Method for forming a depletion-mode transistor that eliminates the need to separately set the threshold voltage of the depletion-mode transistor