Resources Contact Us Home
ECC implementation in non-ECC components

Image Number 6 for United States Patent #8135935.

A method and apparatus for implementation of error correction code (ECC) checking in non-ECC-compliant components. The method includes receiving a logical address, wherein the logical address maps to first and second physical addresses of a memory. The first and second physical addresses of the memory correspond to memory locations that store data and a corresponding ECC, respectively. The method further comprises translating the logical address into the first and second physical addresses, accessing the data over a data path, separately accessing the ECC over the same data path, and checking the integrity of the data using the ECC.

  Recently Added Patents
Regulating a supply voltage provided to a load circuit
Horizontal card holder
Antibodies to Clostridium difficile toxins
Automatic detection of image degradation in enhanced vision systems
Management of memory array with magnetic random access memory (MRAM)
Variety corn line LIC7382
Analog-to-digital converter with input voltage biasing DC level of resonant oscillator
  Randomly Featured Patents
Polyethylene heat shrinkable tube
Safety lock for firearms
Dashboard having an integral air bag discharge channel
Cylinder to bag grass clippings
Recombinant DNA expression vectors and DNA compounds that encode deacetoxycephalosporin C synthetase and deacetylcephalosporin C synthetase
Field effect transistor device including an array of channel elements
Method for programming a reference cell
Spherical granules having core and their production
Dendrimer monolayer films
Microencapsulated plasminogen activators