Resources Contact Us Home
ECC implementation in non-ECC components

Image Number 6 for United States Patent #8135935.

A method and apparatus for implementation of error correction code (ECC) checking in non-ECC-compliant components. The method includes receiving a logical address, wherein the logical address maps to first and second physical addresses of a memory. The first and second physical addresses of the memory correspond to memory locations that store data and a corresponding ECC, respectively. The method further comprises translating the logical address into the first and second physical addresses, accessing the data over a data path, separately accessing the ECC over the same data path, and checking the integrity of the data using the ECC.

  Recently Added Patents
Device chip carriers, modules, and methods of forming thereof
Progressively discovering and integrating services
Circuit arrangement having a load transistor and a voltage limiting circuit and method for driving a load transistor
Microwavable bag
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Method and devices for handling access privileges
Method and apparatus for soft information transfer between constituent processor circuits in a soft-value processing apparatus
  Randomly Featured Patents
Substituted oximes, hydrazones and olefins as neurokinin antagonists
Effects module for manipulation of an image
Dilatant behavior of interpolymer complexes in aqueous solution
Multi-package and packaging device
Interface device with network isolation
Two-phase, axial flow, turbine apparatus
Shin exerciser
Process and apparatus for producing two-colored or multicolored films, and dashboard films or dashboards produced therefrom for motor vehicles
Forward interpolation approach for constructing a second version of an image from a first version of the image