Resources Contact Us Home
ECC implementation in non-ECC components

Image Number 6 for United States Patent #8135935.

A method and apparatus for implementation of error correction code (ECC) checking in non-ECC-compliant components. The method includes receiving a logical address, wherein the logical address maps to first and second physical addresses of a memory. The first and second physical addresses of the memory correspond to memory locations that store data and a corresponding ECC, respectively. The method further comprises translating the logical address into the first and second physical addresses, accessing the data over a data path, separately accessing the ECC over the same data path, and checking the integrity of the data using the ECC.

  Recently Added Patents
Magnetic memory and method of manufacturing the same
Compounds with (1 E, 6E)-1,7-bis-(3,4-dimethoxyphenyl)-4,4-disubstituted-hepta-1,6-diene-3,5-d- ione structural scaffold, their biological activity, and uses thereof
Method and system for reciprocal mixing cancellation of wideband modulated blockers
Method and system for modeling a common-language speech recognition, by a computer, under the influence of a plurality of dialects
Neurophysiological central auditory processing evaluation system and method
Adaptive period network session reservation
  Randomly Featured Patents
Method and apparatus for adjusting the gain of an if amplifier in a communication system
System and method for compressing and scaling images
Drier having a drying chamber with two separate gas inlets
Display apparatus
Manual device for indicating scores
Spray gun quickly convertible between air and airless operating modes
Connector for an electronic token
Superlattice electrooptic devices
Hockey puck storage and delivery device
Helical scan video tape recorder head start-up