Resources Contact Us Home
ECC implementation in non-ECC components

Image Number 6 for United States Patent #8135935.

A method and apparatus for implementation of error correction code (ECC) checking in non-ECC-compliant components. The method includes receiving a logical address, wherein the logical address maps to first and second physical addresses of a memory. The first and second physical addresses of the memory correspond to memory locations that store data and a corresponding ECC, respectively. The method further comprises translating the logical address into the first and second physical addresses, accessing the data over a data path, separately accessing the ECC over the same data path, and checking the integrity of the data using the ECC.

  Recently Added Patents
Memory component and memory device
Triple-trim reference voltage generator
Architectural panel with Tarwe and grass
Lithographic apparatus and device manufacturing method
Method of manufacturing semiconductor device and semiconductor device
Generating a funding and investment strategy associated with an underfunded pension plan
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
  Randomly Featured Patents
Injection vehicle for polymer-based formulations
Method for controlling a multiphase interleaving converter and corresponding controller
Base for a dental curing light
Furnace having increased energy efficiency and reduced pollutant formation
Electromagnetic relay
Power module
Quick disconnect safety shield
Synchronous selective signalling system
Light emitting nitride semiconductor device and method of fabricating the same