Resources Contact Us Home
On-chip polarimetry for high-throughput screening of nanoliter and smaller sample volumes

Image Number 5 for United States Patent #8134707.

A polarimetry technique for measuring optical activity that is particularly suited for high throughput screening employs a chip or substrate (22) having one or more microfluidic channels (26) formed therein. A polarized laser beam (14) is directed onto optically active samples that are disposed in the channels. The incident laser beam interacts with the optically active molecules in the sample, which slightly alter the polarization of the laser beam as it passes multiple times through the sample. Interference fringe patterns (28) are generated by the interaction of the laser beam with the sample and the channel walls. A photodetector (34) is positioned to receive the interference fringe patterns and generate an output signal that is input to a computer or other analyzer (38) for analyzing the signal and determining the rotation of plane polarized light by optically active material in the channel from polarization rotation calculations.

  Recently Added Patents
Open framework system for heterogeneous computing and service integration
Keyboard and electronic apparatus
Integrated circuit and method for reducing violations of a timing constraint
Computer-aided staining of multispectral images
Dynamic cache queue allocation based on destination availability
Virtual machine memory page sharing system
Touch panel and display device
  Randomly Featured Patents
Circuit block for power supply
Photocatalyst producing method, photocatalyst, and gas purifier
Region delineation in computer tomographic angiography
System and methods for classifying anomalies of sample surfaces
Front wheel supporting structure
Ceramic bonded neutron absorber plates of boron carbide and free carbon
System and method for identifying a storage drive in a storage network
Package design
Method and device for synchronizing base stations of a mobile communications network
Semiconductor memory device having a back gate voltage controlled delay circuit