Resources Contact Us Home
Semiconductor device including a p-type transistor having extension regions in sours and drain regions and method of fabricating the same

Image Number 4 for United States Patent #8134159.

A semiconductor device according to one embodiment includes: a semiconductor layer formed on a semiconductor substrate; a gate electrode formed on the semiconductor layer via a gate insulating film; an impurity diffusion suppression layer formed between the semiconductor substrate and the semiconductor layer and including a C-containing Si-based crystal containing a first impurity, the C-containing Si-based crystal being configured to suppress diffusion of a second impurity having a p-type conductivity type, and the C-containing Si-based crystal with the first impurity having a function of suppressing generation of fixed charge in the C-containing Si-based crystal; and p-type source/drain regions formed in the semiconductor substrate, the impurity diffusion suppression layer and the semiconductor layer in sides of the gate electrode, the p-type source/drain region having an extension region in the semiconductor layer and containing the second impurity.

  Recently Added Patents
Entropy encoding and decoding using direct level and run-length/level context-adaptive arithmetic coding/decoding modes
Channel estimating method and device
Power storage device and method for manufacturing the same
Pausing a VoiceXML dialog of a multimodal application
Method of creating animatable digital clone from multi-view images
Under bump passive components in wafer level packaging
Semiconductor devices having multi-width isolation layer structures
  Randomly Featured Patents
Image-forming optical system
Data read-out circuit for semiconductor memory device
Golf club shaft and club including such shaft
Tires with high strength reinforcement
Circulation tool
Bottle assembly with improved seal
Camera system
Golf ball fetch toy
Folding top for a passenger vehicle
BTSC pilot signal lock