Resources Contact Us Home
Semiconductor device including a p-type transistor having extension regions in sours and drain regions and method of fabricating the same

Image Number 4 for United States Patent #8134159.

A semiconductor device according to one embodiment includes: a semiconductor layer formed on a semiconductor substrate; a gate electrode formed on the semiconductor layer via a gate insulating film; an impurity diffusion suppression layer formed between the semiconductor substrate and the semiconductor layer and including a C-containing Si-based crystal containing a first impurity, the C-containing Si-based crystal being configured to suppress diffusion of a second impurity having a p-type conductivity type, and the C-containing Si-based crystal with the first impurity having a function of suppressing generation of fixed charge in the C-containing Si-based crystal; and p-type source/drain regions formed in the semiconductor substrate, the impurity diffusion suppression layer and the semiconductor layer in sides of the gate electrode, the p-type source/drain region having an extension region in the semiconductor layer and containing the second impurity.

  Recently Added Patents
Hot-press cushion material and manufacturing method of the same
Process for production of nickel oxide-stabilized zirconia composite oxide
Compositions and methods of vascular injury repair
Methods of prognosing a rheumatoid arthritis remission phenotype
Method for production of a thermoelectric apparatus
Visibility radio cap and network
Systems and methods for processing supplemental information associated with media programming
  Randomly Featured Patents
Semiconductor integrated circuit device
Communications services provisioning method and apparatus and object programming language for developing provisioning models
Method for generating resist structures
Portable multi-purpose illumination device
Roof louver apparatus
360-degree sprinkler head
Semiconductor memory device allowing data rewriting electrically
Extruded metal structural connecting member for securing planks to beams in an interlocking field-erectable deck or cover structure
Amplifier for reducing horizontal band noise and devices having the same
Data phase alignment circuitry