Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Apparatus for manufacture of electronic assemblies










Image Number 4 for United States Patent #8132317.

A electronic apparatus manufacturing cell defining an electronic apparatus manufacturing cell envelope having a first side and having a second side opposite the first side. According to one aspect, the electronic apparatus manufacturing cell comprises an infeed conveyor, a pass conveyor and a reject conveyor. The infeed conveyor extends from a point outside of the electronic apparatus manufacturing cell envelope on the first side to a point inside of the envelope. The pass conveyor extends from a point inside the electronic apparatus manufacturing cell envelope to a point outside of the electronic apparatus manufacturing cell envelope on the second side. The reject conveyor extends from a point inside the electronic apparatus manufacturing cell envelope to a point outside of the electronic apparatus manufacturing cell envelope on the first side.








 
 
  Recently Added Patents
Image forming apparatus detecting color patterns and generating interleaf images at predetermined position
Toilet
System and method for associating financial transaction data with user's project data
Sample analyzing device
Solid state lighting devices with cellular arrays and associated methods of manufacturing
Handbag
Multiple CQI feedback for cellular networks
  Randomly Featured Patents
Cryogenic rectification system for producing nitrogen and ultra high purity oxygen
Compact disc playing system and its play back method
Beauty wash product compositions delivering enhanced visual benefits to the skin with specific optical attributes
Nonaqueous secondary battery having multiple-layered negative electrode
Method of improving layer uniformity in a CVD reactor
1-(10-Cyano/halo-5H-dibenzo[a,d]cyclohepte n-5-yl)-4-[(pyridylmethylene)amino]piperazines
Room thermostat or similar article
Apparatus and method for improving voice clarity
System with modules using priority numbers related to interrupt vectors for bit-serial-arbitration on independent arbitration bus while CPU executing instructions
Secure tie-down anchor with tension-holding capability