Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Authentication system










Image Number 3 for United States Patent #8132009.

An authentication system determines if a counterfeit ineligible unit is installed in a main device. When connected with a battery pack, a notebook PC generates and combines a random number and a function determination signal using a signal combining unit and transmits same to the battery pack. A first function calculation unit calculates the function of the random number. The battery pack has a signal separation unit to separate the combined signal into the random number and function determination signal, and a second function calculation unit to calculate the function of the random number for transmitting back to the notebook PC. A comparison unit compares the calculation results by the first and second function calculation units to determine whether the connected battery pack is an authorized one and denies connection if the pack is an unauthorized one.








 
 
  Recently Added Patents
Assisting apparatus, method, and program for checking crosstalk noise between hierarchized modules in a semiconductor circuit
Encoding digital content based on models for predicting similarity between exemplars
Antennas and their coupling characteristics for wireless power transfer via magnetic coupling
Fibrous laminate interface for security coatings
Jacket liner
.beta.-2 microglobulin as a biomarker for peripheral artery disease
System and method for managing content on a network interface
  Randomly Featured Patents
Bracket for use in a cabinet or similar furniture article with a false drawer front and with a drawer guide having a tongue portion
Method of preventing, countering, or reducing NSAID-induced gastrointestinal damage by administering milk or egg products from hyperimmunized animals
Process for reacting a perfluoroalkl iodide with an olefinic compound
Externally updatable ROM (EUROM)
Superluminescent diode and single mode laser
Smart accelerator pedal
PIN-FET combination with buried p-layer
Isolating wall between power components
Electrostatic discharge protection circuit for a semiconductor integrated circuit and layout thereof
Haircutting cape with front closure