Resources Contact Us Home
Memory access control device equipped with memory access request generating modules/arbitrator and control method thereof

Image Number 7 for United States Patent #8131949.

A memory access control apparatus includes a plurality of memory access request generating modules and an arbitrator. When one of the memory access request generating modules receives a second memory access event while a memory device is performing a first memory access operation according to a first memory access request in response to a first memory access event, the memory access request generating module outputs a second memory access request corresponding to the second memory access event to the memory device after a delay time. The arbitrator is implemented for arbitrating memory access requests respectively outputted from the memory accessing request generating modules.

  Recently Added Patents
PEGylated, extended insulins
Polar nematic compounds
Tag-based apparatus and methods for neural networks
Method for evaluating performance characteristics of dental curing lights
Using interrupted through-silicon-vias in integrated circuits adapted for stacking
Image forming apparatus with static elimination
Dynamic data caches, decoders and decoding methods
  Randomly Featured Patents
Electrode structure for solid state electrochemical devices
Adjustable length crib skirt
Tripod adapter for binoculars
Records declaration filesystem monitoring
Electronic device substrate using silicon semiconductor substrate
Hair piece storage and carrying case
Network and method for the computer-assisted operation of an autonomous network comprising a plurality of autonomous terminals
Canola line GB083
Computational systems and methods related to nutraceuticals
Operational amplifier arrangement including a quiescent current control circuit