Resources Contact Us Home
Memory access control device equipped with memory access request generating modules/arbitrator and control method thereof

Image Number 7 for United States Patent #8131949.

A memory access control apparatus includes a plurality of memory access request generating modules and an arbitrator. When one of the memory access request generating modules receives a second memory access event while a memory device is performing a first memory access operation according to a first memory access request in response to a first memory access event, the memory access request generating module outputs a second memory access request corresponding to the second memory access event to the memory device after a delay time. The arbitrator is implemented for arbitrating memory access requests respectively outputted from the memory accessing request generating modules.

  Recently Added Patents
Methods and systems for dynamic spectrum arbitrage
Buildable dinnerware
Trimming circuit and semiconductor device
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Cabinet door with tread pattern
Integrated circuit packaging system with coupling features and method of manufacture thereof
Method for building taxonomy of topics and categorizing videos
  Randomly Featured Patents
Lubricant reservoir
HF antennas for wideband signals
Method in producing a molding of an iron alloy
Method and system for hardware based implementation of USB 1.1 over a high speed link
LC composite component
Floating gate analog voltage feedback circuit
Benzisothiazolyl-substituted aminomethyl chromanes for treating diseases of the central nervous system
Acceleration enrichment feature for electronic fuel injection system
Process for producing haloprene
Dynamic SDP update in IPDC over DVB-H