Resources Contact Us Home
Methods and apparatuses to support memory transactions using partial physical addresses

Image Number 3 for United States Patent #8131940.

Methods and apparatuses to support memory transactions using partial physical addresses are disclosed. Method embodiments generally comprise home agents monitoring multiple responses to multiple memory requests, wherein at least one of the responses has a partial address for a memory line, resolving conflicts for the memory requests, and suspending conflict resolution for the memory requests which match partial address responses until determining the full address. Apparatus embodiments generally comprise a home agent having a response monitor and a conflict resolver. The response monitor may observe a snoop response of a memory agent, wherein the snoop response only has a partial address and is for a memory line of a memory agent. The conflict resolver may suspend conflict resolution for memory transactions that match the partial address of the memory line until the conflict resolver receives a full address for the memory line.

  Recently Added Patents
Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of AV data
Television with a stand
Compositions and methods for concentrating and depleting microorganisms
Image surveillance system and method of detecting whether object is left behind or taken away
System and method for content delivery
Morphinan compounds
ESD protection circuit and ESD protection device thereof
  Randomly Featured Patents
Artificial intelligence system for genetic analysis
Method and device for processing a photostimulatable image plate
Paper made with cellulose fibers having an inner core of cellulose acetate
Metal alloy laded carbon aerogel hydrogen hydride battery
Configurable alert delivery in a distributed processing system
Rotary spinning electrode
Oral delivery systems for microparticles
Method of making jacquard woven textile with graphic impression
Faucet handle
Method and apparatus for evaluating a head-disk interface condition for disk drives