Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Methods and apparatuses to support memory transactions using partial physical addresses










Image Number 3 for United States Patent #8131940.

Methods and apparatuses to support memory transactions using partial physical addresses are disclosed. Method embodiments generally comprise home agents monitoring multiple responses to multiple memory requests, wherein at least one of the responses has a partial address for a memory line, resolving conflicts for the memory requests, and suspending conflict resolution for the memory requests which match partial address responses until determining the full address. Apparatus embodiments generally comprise a home agent having a response monitor and a conflict resolver. The response monitor may observe a snoop response of a memory agent, wherein the snoop response only has a partial address and is for a memory line of a memory agent. The conflict resolver may suspend conflict resolution for memory transactions that match the partial address of the memory line until the conflict resolver receives a full address for the memory line.








 
 
  Recently Added Patents
Modulation of TIM receptor activity in combination with cytoreductive therapy
Method and apparatus for storing email messages
Processor engine, integrated circuit and method therefor
Distortion compensation device, distortion compensation method, and radio transmitter
Identifying conceptually related terms in search query results
Mobile terminal including stellar body watching hookup communications function
Native NAD-dependent GAPDH replaced with NADP-dependent GAPDH plus NADK
  Randomly Featured Patents
Multiple element pop-up toy
Temperature compensation circuit
p38 MAP kinase inhibitors
Piece of furniture with a movable furniture component
Character and picture image data processing system
Footwear
Optical component, orientation layer, and layerable polymerisable mixture
Multi-mode register rename mechanism that augments logical registers by switching a physical register from the register rename buffer when switching between in-order and out-of-order instructi
Variable thresholding circuit for converting an analog signal to a binary signal
Orthopedic ankle brace