Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Method of and apparatus for evaluating an optimal irradiation amount of an electron beam for drawing a pattern onto a sample
Floor relief for dot improvement
Combined imaging and radiation therapy
Para-xylylene based microfilm elution devices
Sliding-type portable communication device
Tandem electric machine arrangement
Method and apparatus for coordinating hopping of resources in wireless communication systems
  Randomly Featured Patents
Radiation image signal acquiring method
Process for preparing zeolite powder of type A (IV)
Information-display system, an information-display method, an information-display server, and an information-display program
Woman's shoe
Unmanned air-launched cargo glider
Non-flow control rotor module on a spike
Chemical heating device for cold environment heating utility use
Method of producing a smooth plate of diamond
Perylene derivatives
Control system for controlling the speed of a hydraulic motor