Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Base station apparatus and communication control method
Motor device and method of manufacturing the same
Control device
Compatibility check
Power or voltage oscillation damping in a power transmission system
Method and device for detecting the dysfunction of a gas pressure sensor in a vehicle tire
Irreversible thermochromic ink compositions
  Randomly Featured Patents
Soft edge seat belt webbing
Device for engraving intaglio cylinders
Crop blower apparatus
Imaging member having inorganic material filler surface grafted with charge transport moiety
Liquid level controller
Method for imaging flexographic plates
Stubless optoelectronic device receptacle
Ultraviolet curing apparatus for continuous material
Adhesive dispensing system
Process for fabricating tantalum nitride diffusion barrier for copper matallization