Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Audit planning
Printing device, printing system, program, and printing method for printing based on print data from a user authorized to issue a print instruction for the print data
Thin film switch and press key/keyboard using the same
Method and composition for improving skin barrier function
Array substrate including thin film transistor and method of fabricating the same
Personalized dashboard architecture for displaying data display applications
System and method for judging success or failure of work of robot
  Randomly Featured Patents
Print mechanism utilizing an optical imaging sensor
Flow control valve utilizing sonic nozzle
Gnaq mutations in melanoma
lectrochemical alkali metal cell and process for its manufacture
Policy-based cluster quorum determination
Preparation of .alpha.-substituted .beta.-dicarbonyl and .beta.-cyanocarbonyl compounds
Display illumination device for camera
System and method for efficiently providing a recommendation
Elastic clutch of disk design
Vessel agitator assembly