Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Knife grip
Prioritizing application data for transmission in a wireless user device
In-vehicle communication system and method of operation
Organic metal complex and its use in organic electroluminescent device
Compositions of PD-1 antagonists and methods of use
Headset, terminal, and method capable of switching headset mode
Method and apparatus for reducing power consumption used in communication system having time slots
  Randomly Featured Patents
Method of fabricating ceramic matrix composites employing a vacuum mold procedure
Getter fixing device for a cathode ray tube
Apparatus for upgrading heavy hydrocarbons employing a diluent
Utility locator
Imaging method for manufacture of microdevices
Lubricant applying system for a rolling bearing
Methods and systems for transparent depth sorting
Process for making a hearing aid vent
Method and apparatus for controlling electromagnetic powder clutch for vehicle