Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Steering lock driving circuit and steering lock device
Probe for ultrasound diagnostic apparatus
Light-emitting device, film-forming method and manufacturing apparatus thereof, and cleaning method of the manufacturing apparatus
Methods and apparatus to determine impressions using distributed demographic information
Monitoring agent programs in a distributed computing platform
Techniques for accessing a parallel database system via external programs using vertical and/or horizontal partitioning
Thermoforming sheet loading apparatus and method
  Randomly Featured Patents
Reactionless single beam vibrating force sensor
Pyrotechnic devices and systems and firing circuits therefor
Computer based interactive defect reporting system for the paperless reporting of problems in a vehicle forming part of a fleet
Level translator circuit
Halogen recovery
Vacuum jug
X-Y to range-bearing converter
Picture frame mat opening marker
Flexible electrically heated tiles made from crumb rubber
Cooling means for circuit assemblies each including hollow structures spaced apart in a container