Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
RDMA (remote direct memory access) data transfer in a virtual environment
Method and system for controlling TCP traffic with random early detection and window size adjustments
Communication system for mobile users using adaptive antenna with auxiliary elements
Extended width entries for hash tables
Device for measuring the distance between a head and a headrest, headrest-position adjusting device using said device, method for measuring the distance between a head and a headrest, and
Method and system for fault protection using a linear feedback shift register
Method and system for reading from or writing to multiple surfaces of a disk
  Randomly Featured Patents
Single hopper coffee bean grinder and brewer
Wireless communication apparatus and method
Selective hydrogenation catalyst and the preparation thereof
Recording medium and recording and reproducing apparatus employing the recording medium
Card edge power distribution system
Wireless communication system, wireless communication apparatus, wireless communication method, and computer program
Authenticated images on labels
Marine lock systems and methods
Radiation inspection system