Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Printing control method and printer for printing on a label
Wireless communication system and wireless communication method
Pull through coronary sinus pacing lead
Plants and seeds of corn variety CV335662
Injection molding method and injection molding machine
Rotation angle sensor
Method and apparatus for reacquiring lines in a cache
  Randomly Featured Patents
Exhaust flow guide for jet noise reduction
Hand-held battery-powered light and noise generator
Gerbera plant named `Diva`
Mobile animal lifting device
Band selectable tunable bandpass filter
Method and apparatus for reducing a suspension gram load to increase head to disk interface reliability for contact recording systems
Fitness device
Spring clamp shank assembly
Interference cancellation system having noise reduction features and method