Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Method for fabricating a nitrided silicon-oxide gate dielectric
Integrated control system for stability control of yaw, roll and lateral motion of a driving vehicle using an integrated sensing system to determine longitudinal velocity
Memory device and method for repairing a semiconductor memory
Remote device pairing setup
Image display device and display unit for image display device
Method for increasing expression of active tumor necrosis factor receptor family member-Ig fusion proteins
  Randomly Featured Patents
Semiconductor device and semiconductor device layout designing method
Method to stabilize a carbon alignment layer for liquid crystal displays
Door for vehicle cab
Method for installing window between joists
Coaxial connector having a dielectric material for impedance matching
Embedded mode converter
Percutaneous absorption type preparation and process for preparing the same
Photoelectric transducer and photoelectric transducing method of the same
Method for improving the functionality of a binary representation
Controlled power-semiconductor component having an annular cage