Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Resin composition and molded article
Materials and methods for synthesis of a flavor and aroma volatile in plants
Radio communication system, base station apparatus, terminal apparatus, and radio communication method for radio communication system
Nonvolatile semiconductor memory device and method of manufacturing the same
Late loading rich media
Tray for microwave cooking and folding of a food product
Aqueous flowable concentrate compositions of a microencapsulated dinitroaniline herbicide
  Randomly Featured Patents
Heating device for an injection mold apparatus
Electronic educational apparatus incorporating the detection of objects
Use of cholesteric liquid-crystalline polymers as UV screens in cosmetic and pharmaceutical preparations
Accumulator having an internal elastomeric member
Ultrasound diagnosis apparatus
Release agent supplying member, release agent supplying apparatus and fixing apparatus using the same
Human cancer inhibitory pentapeptide amides and esters
Bicycle crank arm puller
Bottle driven articulated doll
Sewn fusion seal process for producing air-holding vehicle restraint systems