Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Semiconductor overlapped PN structure and manufacturing method thereof
Device for increasing chip testing efficiency and method thereof
Rear bumper for an automobile
Liquid crystal display apparatus
Headset systems and methods
Device, information processing method, and computer-readable storage medium
Apparatus, system, and method for non-interruptively updating firmware on a redundant hardware controller
  Randomly Featured Patents
Radio communication apparatus used in CDMA communication system, which has fingers and is designed to perform rake reception, and power consumption control method therefor
Thin print etchable gold conductor composition
Inkjet recording head having dynamic vibration absorber
Frozen dessert product
Electro-optical display device with enlarged viewing area and single-sided driver connection
Method and apparatus using address and read head location information to provide optimal operation of a disk system
Micromirror and post arrangements on substrates
Laser pipe welder/cutter
Anchoring fixture for holding a musical instrument
Modular electrical connector with enhanced jack interface