Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
SRB enhancement on HS-DSCH during cell change
Manufacturing method power semiconductor device
Cooling method and device for cooling a medium-voltage electrical installation in a protective sheath
Method and a system for registering a 3D pre-acquired image coordinates system with a medical positioning system coordinate system and with a 2D image coordinate system
Method and composition for attracting arthropods by volatizing an acid
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
Nucleic acid-based tests for prenatal gender determination
  Randomly Featured Patents
Solar cell having active region with nanostructures having energy wells
Method and apparatus for correcting the energy resolution of ionizing radiation spectrometers
Method for producing mixed metal oxides and metal oxide compounds
Craniotomy drape
Paper tie hanger
Image processing method and image processing apparatus
Parts supply system
Dental materials
Electronic equipment
Seed colorant