Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 7 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Pressure-applying member, fixing device, and image forming apparatus
Normalized contextual performance metric for the assessment of fatigue-related incidents
LED package with top and bottom electrodes
Personal IP toll-free number
Systems and methods for controlling registration of advancing substrates in absorbent article converting lines
Memory cell and memory cell array using the same
  Randomly Featured Patents
Power assisted actuating arrangements
Card edge connector with improved cover
Method for generating a proximity model based on proximity rules
Apparatus for stretching an endless web
Images on a display
Tractor-trailer viewing system
Self-healing cutting apparatus and other self-healing machinery
Drilling tool
Electrophotographic photoconductor and aromatic polycarbonate resin for use therein
Bumper guard for baby walker