Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Organic EL display device and method for manufacturing the same
Network based technique for obtaining operator identifier for mobile devices
Stabilization of dicarbonate diesters with protonic acids
Display screen or portion thereof with icon
Fibrous laminate interface for security coatings
Food safety printer
Color stable manganese-doped phosphors
  Randomly Featured Patents
Remote control for television receivers
Method and system for control of a material removal process using spectral emission discrimination
Kerning method and a typographic apparatus utilizing same
High security pay television system
Rotor-locking mechanism for a fishing reel
Wood modifying composition comprising an aqueous solution of phenolic alcohols, urea and sodium pentachlorophenate
Automatic 3D modeling system and method
Heat-dissipating resin composition used for LED light housing and heat-dissipating housing for LED lighting
Video camera circuit for processing image signals from an image pickup device having a mosaic color filter
Transverse sealer for packaging machine