Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Method of processing image and image forming apparatus using the same
Method of manufacturing display apparatus
Active noise control device
Multijunction photovoltaic cell fabrication
Driver circuit of optical modulator
Method and apparatus for playback of content items
Parallel decoding for scalable video coding
  Randomly Featured Patents
Digital beam torque wrench with an electronic sensor
Aerosol dispensing system
Methods of treatment using a gastric retained losartan dosage
Metal treatment
Electrophotographic apparatus having compensation for changes in sensitometric properties of photoconductors
Active matrix type display apparatus and drive circuit thereof
DC-DC converter for pulse frequency modulation control and power supply system
Unsaturated camphor derivatives, processes for preparing the same and pharmaceutical and cosmetic compositions containing the same
Sonar system for classifying submerged objects
Magnetic recording head comprising conical main pole tip and method of manufacturing the same