Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Etching method, etching apparatus, and computer-readable recording medium
Method and system for video parameter analysis and transmission
Scanning transmission electron microscope and axial adjustment method thereof
Sweetener compositions having enhanced sweetness and improved temporal and/or flavor profiles
Identification of protected content in e-mail messages
Package for a medicinal product
Database caching utilizing asynchronous log-based replication
  Randomly Featured Patents
Article of footwear with multi-layered support assembly
High gain crossed field amplifier
Multiposition hand shower
Game board
Ultraviolet radiation sensor for use in liquid purification system
Ozone generator
Methods and apparatuses for programming user-defined information into electronic devices
Pilot signal cancelling circuit for FM multiplex demodulator
Method of illuminating a projecting imager, corresponding system and projector
Look ahead bus transfer request