Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Spoofing detection for civilian GNSS signals
Method and apparatus for monitoring for a radio link failure
Cellulose ester compositions having low birefringence and films made therefrom
High safety vehicular transportation system and operational method thereof
Local call local switching at handover
Temporal document trainer and method
Bad column management with bit information in non-volatile memory systems
  Randomly Featured Patents
Method of measuring length of measurement object article in micro-structure
Ejection head with active elements for rockets
Method of correcting an image with perspective distortion and producing an artificial image with perspective distortion
Recovery of zinc from geothermal brines
Subsonic aircraft
Adaptive control system for an engine
Developing device having a dispersion blocking plate and electrostatic recording device including the same
Battery cover assembly with a locking mechanism
Wearable artificial pancreas