Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Produce container and lid assembly
Unified feedback frame for supporting a plurality of feedback modes and a multiple-input multiple-output (MIMO) communication system using the unified feedback frame
Optical disc drive having a tray for loading a disc using supporting portions
Pattern data conversion for lithography system
Cis-alkoxy-substituted spirocyclic 1-H-pyrrolidine-2,4-dione derivatives
Information processing apparatus, information processing method, and program
Switching element for a valve train of an internal combustion engine
  Randomly Featured Patents
Dental capsule for placement of ultra-high viscosity dental composite material
Information processing system
Electric compressor
Process for arylating or vinylating or alkynating a nucleophilic compound
Methods for preparing eutectic mixtures of p-hydroxybenzoic acid esters
LCD TV capable of being used as a music station only
Finger operated switching apparatus
PC card connection unit for micro SIM card
Adjustable shelving
Method and apparatus for interactive programming using captioning