Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
Tread portion of an automobile tire
Integrated process for the manufacture of fluorinated olefins
Display apparatus having a semi-penetration layer and a sealing unit
SIC semiconductor device and method for manufacturing the same
Telephone relaying apparatus, telephone relaying method, and program
Printed wiring board with reinforced insulation layer and manufacturing method thereof
Electronic circuit having shared leakage current reduction circuits
  Randomly Featured Patents
Rear bumper for a motor vehicle
Microwave means for monitoring fluid in a core of material
Optical pick-up apparatus
Device and method for controlling initial transmission power of forward link channel in mobile communications system
Reactor for carrying out non-adiabatic reactions
1-Benzyl-3-methyl-3,4,5,6-tetrahydro-2(1H) pyrimidone
Surgical tool container system
Heat sink
M-sequence generator and PN code generator with mask table for obtaining arbitrary phase shift