Resources Contact Us Home
Reconfigurable hardware accelerator for boolean satisfiability solver

Image Number 3 for United States Patent #8131660.

A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.

  Recently Added Patents
High-density fiber optic modules and module housings and related equipment
Image capture and identification system and process
High conductive water-based silver ink
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
Packaging sleeve
Toothbrush holder
Non-visual presentation of information on an electronic wireless device
  Randomly Featured Patents
System and method to compose a slide show
Visual function examination apparatus including binocular fixation target
Guided data repair
Acrylate polymer coated sheet materials and method of production thereof
Testing response of a radio transceiver
Construction of a completely-in-canal hearing instrument with receiver compartment
Ink ribbon cassette for printer
Substituted 1,2,3 triazole angiotensin II antagonists
Method and apparatus for providing improved HMM POS tagger for multi-word entries and factoids
Apparatus for measuring ion activity