Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Controlling the value of a plurality of transactions involving payment token










Image Number 2 for United States Patent #8131642.

A method of controlling the value of at least one on-line transaction involving a token associated with an authorized user comprises the steps of: prior to the at least one proposed transaction, receiving at a pre-transaction authorization station, pre-transaction authorization data. The authorization data comprises first time data relating to a time window within which the at least one proposed transaction must take place and first amount data relating to an amount with which a value of the at least one proposed transaction must comply. Substantially at the time of a proposed transaction, transaction data comprising second time data relating to a time instant of the proposed transaction and second amount data relating to a value of the proposed transaction is received at the authorization station. The authentication data and transaction data are compared in real time at 34 and only if the transaction data complies with the authorization data, is the transaction enabled.








 
 
  Recently Added Patents
Non-volatile memory and method having efficient on-chip block-copying with controlled error rate
Pet burial pod
Wireless device with extendable antenna
Contact sensor, driver device, and care bed
Fluid intake and content management system
Photoelectric conversion apparatus
Automotive lighting system
  Randomly Featured Patents
Dual throat data registering apparatus and card therefor
Loft-lie tester for golf clubs
Passive optical network user terminal and method of power supply control and power supply state reporting for the same
Non-corrosive cleaning composition for removing plasma etching residues
Portable on-board mass emissions measuring system
Auto-divide carton with unequal cells
Eyeglasses
Vacuum sander head plate
System and methods for accelerated data storage and retrieval
Interface for establishing operability between a processor module and input/output (I/O) modules