Resources Contact Us Home
System and method for setting atrioventricular pacing delays based on far-field atrial signals

Image Number 5 for United States Patent #8131361.

An intrinsic inter-atrial conduction delay is determined by a pacemaker or implantable cardioverter-defibrillator based, at least in part, on far-field atrial events sensed using ventricular pacing/sensing leads. An atrioventricular pacing delay is then set based on the inter-atrial conduction delay. By detecting atrial events using ventricular leads, rather than using atrial leads, a more useful measurement of the intrinsic inter-atrial conduction delay can be obtained. In this regard, since atrial electrodes detect atrial activity locally around the electrodes, a near-field atrial event sensed using an atrial electrode might not properly represent the actual timing of the atrial event across both the right and left atria. Far-field atrial events sensed using ventricular leads thus allow for a more useful measurement of inter-atrial conduction delays for use in setting atrioventricular pacing delays. The delivery of individual V-pulses to the heart of the patient may be timed relative to the ends of individual far-field atrial events.

  Recently Added Patents
Computer-implemented method of constructing a stock index using index rotation
Phase-change memory device having multiple diodes
Method for computing an energy efficient route
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Transmission apparatus, receiving apparatus, method, and storage medium
Multi-contoured yoga support
Digital image processing device and processing method thereof
  Randomly Featured Patents
Twin-wire web forming section in a paper machine
Superlock feature for an automotive door locking actuator
Exterior surface configuration of a vehicle rear light
Apparatus for folding a strip of material and supplying the same to a sewing machine
Digital camera having color adjustment capability
Azeotrope-like compositions of 1-chloro-3,3,3-trifluoropropane and isopropanol
Ladder attachment
High speed DRAM cache architecture
Fiber optic panel providing an arbitrary pattern of illumination and method of making same
Interlocking circuit card faceplate for reduced EMI emissions