Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Pilot design for improved channel and interference estimation










Image Number 4 for United States Patent #8130867.

Techniques for transmitting pilot and for processing received pilot to obtain channel and interference estimates are described. A terminal may generate pilot symbols for a first cluster in a time frequency block based on a first sequence and may generate pilot symbols for a second cluster in the time frequency block based on a second sequence. The first and second sequences may include common elements arranged in different orders and may be considered as different versions of a single sequence. The terminal may transmit the pilot symbols in their respective clusters. A base station may obtain received pilot symbols from multiple clusters in the time frequency block. The base station may form each of multiple basis vectors with multiple versions of the sequence assigned to the terminal and may process the received pilot symbols with the multiple basis vectors to obtain a channel estimate for the terminal.








 
 
  Recently Added Patents
Determining dependencies during macro expansion
Easy word selection and selection ahead of finger
Distributed file system for intelligently managing the storing and retrieval of data
Wireless communication apparatus and frequency hopping method
System for creating, collecting, storing and providing access to data from an electric power device which contains a cooling or operating liquid
Method of forming isolation area and structure thereof
Baby bib
  Randomly Featured Patents
Ball point pen with two cartridges
Apparatus for removing solid particles, especially soot particles, from the exhaust gas of an internal combustion engine
Apparatus for the manufacture of sheets of glass having a complex shape
Tray for integrated circuits with supporting ribs
Method for handling call hold service for use in a CDMA switching system
Thermal printer which detects the temperature of a thermal head to central temperature variations
Electrically erasable memory elements characterized by reduced current and improved thermal stability
Helicase dependent amplification of nucleic acids
Method of extracting layout parasitics for nets of an integrated circuit using a connectivity-based approach
Sieve system for an ion exchange column