Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
On-chip and chip-to-chip routing using a processor element/router combination










Image Number 5 for United States Patent #8130754.

A system and method is shown for on-chip and chip-to-chip routing. The system and method includes a processor element residing on a processor die to process a data packet received at the processor die. The system and method also include a router residing on the process die to route the data packet received at the processor die. Further, the system and method includes a switch core residing on the processor die to switch a communication channel along which the data packet is to be transmitted. Additionally, the system and method includes a switch core to identify a destination processing element and router (PE/R) module for a data packet, the switch core and the destination PE/R module residing on a common processor die. Moreover, the system and method includes a communication channel to operatively connect the switch core and the destination PE/R module on the common processor die.








 
 
  Recently Added Patents
Modified continuous phase modulation communications system and related methods
Device for maneuvering a vehicle using maneuvering moves using at least one trajectory
Parallel active optical cable
Display stand for a mobile tablet computer
Apparatus and method to simulate a power trip to a disk drive
System of providing an internet web site that assists medical professionals draft a letter of medical necessity or other documentation for transmission to a third party payer on behalf of a pa
Playback device for stereoscopic viewing, integrated circuit, and program
  Randomly Featured Patents
Distributed audio signal processing system having logical channel groups
Mop head
Roller device
Automobile roof structure
Method for fabricating a storage plate of a semiconductor capacitor
Long-acting drugs and pharmaceutical compositions comprising them
Adjustable cart
Motor vehicle warning and control system and method
Memory controller for multilevel cell memory
Luminaire with a rodlike lamp and lamella segment therefore