Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Satellite mounting pole
Milk frother
Sensing device and electronic apparatus
Modular sport center
Method and system for controlled media sharing in a network
Detecting the type of NAT firewall using messages
Techniques for data assignment from an external distributed file system to a database management system
  Randomly Featured Patents
Position pointing device having resonant circuit with sequentially changed characteristics and combination thereof with position detecting device
Halogen exchange fluorination
Apparatus for question answering based on answer trustworthiness and method thereof
Electrochemical cell for decreasing the cyanide and heavy metal content of an aqueous solution
Multi-layer golf ball with reaction injection molded polyurethane component
Swollen silicone composition, process of producing same and products thereof
Split clevis assembly for suspending a chain on a hanger
Phase shifting circuit manufacture method and apparatus
Assembly device for a laser head
Construction kit for constructing a play structure