Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Clostridium chauvoei polypeptide, DNA encoding the polypeptide and a vaccine comprising the polypeptide
Method and structure for image local contrast enhancement
Methods and apparatus for mitigating interference between co-located collaborating radios
Metal colloidal particles, metal colloid and use of metal colloid
System and method for deriving cell global identity information
Behavioral fingerprint based authentication
Flood protection apparatus and container data center including the same
  Randomly Featured Patents
Data processing system for hub and spoke financial services configuration
Water-stabilized organosilane compounds and methods for using the same
Hand grip
Demodulation timing generation circuit and demodulation apparatus
Efficient digital integration technique filter
Attachment for a cleaning appliance
Apparatus for dissolving soluble coffee
Waste can with removable compartments for recycling
Systems and methods for cable equalization