Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Transfer formulas
Workflow-enabled client
Method and apparatus for communication channel error rate estimation
Computerized information and display methods
Classifying documents using multiple classifiers
Liquid crystal display device
State control of remote hosts for management of distributed applications
  Randomly Featured Patents
Liquid ejection head and manufacturing method thereof
Charge pump with constant boosted output voltage
Photonic switch employing shared data transmission facility
Motion-picture screen
Thermocouple transmitter
Authenticating software using protected master key
Gas distribution station with power plant
Process for preparing organically modified layered double hydroxide
Micro-proportioner apparatus for divided products
Connector device for connecting a smart card to a computer