Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Methods, systems, and products for providing ring backs
Vehicle headlight
Systems and methods for electronic verification of vehicle insurance coverage
Semiconductor memory system having ECC circuit and controlling method thereof
Pixel structure of organic light emitting device
Caprazene as a novel compound and derivatives thereof, and caprazol as a novel compound and derivatives thereof
Switching module and switching synchronization system
  Randomly Featured Patents
MicroRNA1 therapies
Power train control method and system
Cover assembly for covering undersink piping
Method for positioning an indicium for printing on a substrate and a system for carrying out such method and mailpiece produced by such method
Semi-automatic tissue morcellation device
Wearing condition parameter measurement device for spectacle lens and wearing condition parameter measurement method for spectacle lens
Device for storing article protecting automobile body
Image forming apparatus
Junction termination for SiC Schottky diode
Breathing mask stowage box