Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Method and apparatus for providing seamless call handoff between networks that use dissimilar transmission methods
Fractal method for detecting and filling data gaps within LiDAR data
Power collecting device, power measuring device, and power collecting method
Fusion of road geometry model information gathered from disparate sources
High-density 3-dimensional structure
Method for spore detection
Apparatus and methods for inventory, sale, and delivery of digitally transferable goods
  Randomly Featured Patents
Disposable garment with card tongue
Selective cyclization of block copolymers
Combined illuminable novelty pin and flashing tail light
Safety sub with asymmetrical wall elastomeric closure for retaining drilling fluids
Dialysis system having trending and alert generation
Electric energy supply system for vehicle
Phase shifter with reversely configured electric regulation units
Concatenated audio messages
Wide angle controller with dual function check valves
Heat transfer printing device and method for printing on toroidal-shaped bodies