Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Qualification screening system and screening method thereof, qualification screening device and device under qualification screening
Flash multi-level threshold distribution scheme
Automotive lighting system
DMAPN having a low DGN content and a process for preparing DMAPA having a low DGN content
Wound dressings
Debugging using code analysis
Photon density wave based determination of physiological blood parameters
  Randomly Featured Patents
Measuring scoop
Base for inserting flowers, twigs and similar items
Molding apparatus
R.F. suppression technique for collective objects management system using R.F. object identification
Heat exchanger-blood oxygenator combination
Pliable vegetable protein products
Mechanism for use in a glassware forming machine
Nucleic acid molecules encoding red and green emitting luciferases
Portable child's toilet training device
Solid state imaging device