Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Optical devices including assist layers
Optimized KD-tree for scalable search
Graphene nanoribbons and carbon nanotubes fabricated from SiC fins or nanowire templates
Stress barrier structures for semiconductor chips
Miniature rose plant named `KORpot021`
Reels with corrugated flanges and undercuts
High voltage metal oxide semiconductor device having a multi-segment isolation structure
  Randomly Featured Patents
Rectangular support frame for supporting and transporting components of a cleaning device
Purified 1,1,1,3,3,3-hexafluoropropane and method for making same
Low-pressure mercury vapor discharge lamp
Nozzle plate manufacturing method
Vehicle with individually suspended wheels
Coupled polymerase chain reaction-restriction-endonuclease digestion-ligase detection reaction process
Method for producing tetraethylenepentamine
Windshield wiper device having an angle damper, in particular for a motor vehicle
Telephone table
Alkali metal silicate solutions and method of forming foundry products using the solutions