Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
Methods for isolating ligands of the human bitter taste receptor TAS2R49
Self assembly of elements for displays
Push to release cover for a portable electronic device
Three-dimensional shape data processing apparatus and three-dimensional shape data processing method
Managing delivery of application server content
Battery pouch sheet edge insulation
  Randomly Featured Patents
Variable-wedge rotating-disk beam attenuator for ophthalmic endoilluminator
Ball dropping assembly and technique for use in a well
Adjustable cradle for supporting and stabilizing boats
Manufacturing method of nitride semi-conductor layer, and a nitride semi-conductor light emitting device with its manufacturing method
Writing method and system for a phase change memory
System, method, and process for making three-dimensional objects
Plant for manufacturing a plastic composite profile
Dental evacuation mirror
Post anchor