Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Soybean cultivar BY0811143
Substituted phenylsulfur trifluoride and other like fluorinating agents
Dynamic data caches, decoders and decoding methods
Method and apparatus for controllable communication
Systems, methods, and apparatus to determine physical location and routing within a field of low power beacons
Electronic system and method for compensating the dimensional accuracy of a 4-axis CNC machining system using global and local offsets
Medical injector
  Randomly Featured Patents
Image forming apparatus and printer driver program
Transfer mechanism and method
Method and apparatus for pilot signal transmission
Illumination display with enhanced illumination edge lighting
Folding knock-down chair, with swingable seat support
Apparatus and method for compensating for varying adjacent channel conditions
Transformer bobbin assembly
Complex comprising at least two biospecific elements separated by a nucleic acid linker e.g. for identification of drug delivery candidates combinatorial library of such complexes
Footwear upper portion