Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Light emitting device and light emitting device package
Processing data using information embedded in a data request
Circuitry testing module and circuitry testing device
Deceleration dependent shift control
Motion-compensated prediction of inter-layer residuals
Interaction analysis and prioritization of mobile content
Display system with mounting assemblies and associated methods
  Randomly Featured Patents
Digital modem echo canceler enhancement
Carboxylic acid derivative and salt thereof
Method of and apparatus for treating water utilizing proton-releasing substance and/or magnetic field
Perspiration pad
Driving assist system for vehicle
High strength zirconia ceramic
Field programmable memory array
Composite container with integrated easy-open feature
Ram device
Soybean cultivar SO22218