Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Washing machine
Light-emitting device with a spacer at bottom surface
Consistent retention and disposition of managed content and associated metadata
Synthetic refrigeration oil composition for HFC applications
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation techniques
Conversion of 5-(chloromethyl)-2-furaldehyde into 5-methyl-2-furoic acid and derivatives thereof
Vibration disturbance estimation and control
  Randomly Featured Patents
Mounting device and method for making a dynamically stiff joint
Font management system that provides for synchronization of fonts among resources
Image forming apparatus
Neoplasm-specific polypeptides and their uses
Adjustable band
Secure purchase transaction method using telephone number
Adding functionality to existing code at exits
Device for the actuation of vehicle brakes
ATM kinase compositions and methods
Baking oven with hot-air circulation heating