Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
Treatment of diabetes with milk protein hydrolysate
Oral care implement accessory
Light barrier and method for detecting objects
Progressively discovering and integrating services
White polyester film and surface light source therewith
High-density fiber optic modules and module housings and related equipment
  Randomly Featured Patents
Apparatus for controlling multi-word stack operations using a multi-bank stack in digital data processors
Process for the recovery of noble metals
Intake system for internal combustion engine
Portable data entry device
Hydrophilic lubricity coating for medical devices comprising a hybrid top coat
Substance suppressing allograft rejection
Balanced battery charger
Heating device with heat storage