Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Image forming device generating screens for remote and local access, information processing method, and computer-readable recording medium
System and method for the production of recombinant glycosylated proteins in a prokaryotic host
Target based smoke detection system
Identity-based certificate management
Grouping variables for fast image labeling
Molecular sieve composition EMM-13, a method of making and a process of using the same
Firmware recovery of wireless devices
  Randomly Featured Patents
Fabrication of three dimensional container diode for use with multi-state material in a non-volatile memory cell
Failure detection method and apparatus
Pneumatic action toy creatures
Synthetic aperture side-looking sonar system
Face region detecting device, method, and computer readable recording medium
Apparatus for and method of testing vision
Test kit and method for the determination of Streptococcus A antigen
Broadband certified mail
Electronic equipment
Seat armrest