Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Conductive polymer and a solid electrolytic capacitor using the same as a solid electrolyte
Robot control device
Methods for enhancing tantalum filament life in hot wire chemical vapor deposition processes
Communication apparatus and communication system
System and method for updating firmware
Lighting control device and lighting control method
Methods and compositions for wound healing
  Randomly Featured Patents
System and method for correcting 3D effects in an alternating phase-shifting mask
Reinforced structural material and reinforced fibrous inorganic structure reinforced therewith
Reactive fine particles
Supporting device with good usability for electronic apparatus and electronic apparatus
Method for the conversion of gypsum to elemental sulfur
Inserting assembly for automatically inserting parallel lead electronic component into openings in a printed circuit board
Emergency vehicle detection system
Systems and methods for maintaining file-type information
Sample point interferometer having separate rigid body and figure measurement channels
System and method for developing and interpreting e-commerce metrics by utilizing a list of rules wherein each rule contain at least one of entity-specific criteria