Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Network traffic demotion
Fabricated leaf tea products
Probe for ultrasound diagnostic apparatus
Methods and apparatus for clock signal synchronization in a configuration of series connected semiconductor devices
System and method for providing advertising content using a group training system
Washing machine
  Randomly Featured Patents
Membrane deaerator apparatus
Liposomes as contrast agents for ultrasonic imaging and methods for preparing the same
Miniature flashlight
Headset for a communication device
Piloting system for electric inverter
System for sampling the airflow entering the compressor of a turbomachine
Process and installation for manufacturing nitromethane
Apparatus for collating flat objects and for conveying the collated objects further
Conductive coated abrasives