Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
System and method for improving text input in a shorthand-on-keyboard interface
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Loudspeaker grille
System and method for multi-threaded OFDM channel equalizer
Gaze tracking password input method and device utilizing the same
Luggage wheel housing with wheel
Off-line converter with digital control
  Randomly Featured Patents
Multipoll for QoS-driven wireless LANs
Endoscope assembly with retroscope
Portable rock crushing and conveying system
Use of amphiphilic self-assembling proteins for formulating poorly water-soluble effect substances
Rotary screen printer
Ball milling apparatus
Image display device, display method and digital camera for reducing display power consumption
Method of controlling hard disk cache to reduce power consumption of hard disk drive used in battery powered computer
Formation of a channel semiconductor alloy by forming a hard mask layer stack and applying a plasma-based mask patterning process