Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
System and method for providing private demand-driven pricing
Communication terminal device, and recording medium
Systems and methods for providing power and data to lighting devices
Memory system with data line switching scheme
System and method for the heterologous expression of polyketide synthase gene clusters
Retransmission and retransmission request in data communication systems
Center spreader adapter tool for toilet paper rolls and paper towel rolls that do not have inner cardboard tubes
  Randomly Featured Patents
Contact lens cleaning device and method
Novel physiologically active peptide and its n-acyl derivatives and processes for producing thereof
Electron donors in a Ziegler-Natta catalyst for the production of high melt flow copolymers
Liquid crystal display device comprising a unit cover with bonded flexible cable
Force-fitting components into a workpiece
Oxygen sensor assembly
Tool accelerator
Pivotally linked position control drive system
Nucleic acid-binding polymers
Sampling device with liquid eliminator