Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Method for operation of multi-layer-multi-turn high efficiency inductors
Shallow trench media
Piezoelectric quasi-resonance linear motors based on acoustic standing waves with combined resonator
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
Synchronous rectifier network unit circuit and method
Vectorization of program code
Apparatus and method for masking a clock signal
  Randomly Featured Patents
Design automation method for digital electronic circuits
Fire fighting with thixotropic foam
Socket and socket holder for capless incandescent lamp
Sheet-size detection mechanism for sheet cassettes and image-forming-apparatus using the same
Method of monitoring a biological system by labeling with an apo metal binding protein
Determining light level variation in compressive imaging by injecting calibration patterns into pattern sequence
Systems and methods for footwear related measurement and adjustment
Measurement of hydride using chemiluminescent acridinium compounds and applications thereof
Process for producing ceramic glass composition