Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Methods and apparatus for clock signal synchronization in a configuration of series connected semiconductor devices
High performance actuator motor
Hot-press cushion material and manufacturing method of the same
Methods and kits for predicting the responsiveness of hepatocellular carcinoma patients to 5-fluorouracil-based combination chemotherapy
Dual functional medium shredding machine structure
Projection illumination system for EUV microlithography
Methods and systems for sending messages regarding an emergency that occurred at a facility
  Randomly Featured Patents
Device for inspecting contact lenses
Verification of a data processing system using overlapping address ranges
Method and apparatus for normalizing the display of ink key zero points in an ink fountain
Helicobacter pylori nickel binding protein
Crimping machine having improved adjusting system
Soybean variety XB42K07
Method of precipitating uranium peroxide
Vertebral locking and retrieving system having a fixation crossbar
Method and apparatus for mounting semiconductor chips onto a flexible substrate
Adjustable mounting assembly for electrical outlet box