Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Apparatus and method of managing radio bearer in wireless communication system
Scaleable status tracking of multiple assist hardware threads
Systems and methods for updating a data store using a transaction store
Multifunction switch for vehicle having lighting module
MOS resistor apparatus and methods
Enhanced claims damage estimation using aggregate display
Antenna tuning on an impedance trajectory
  Randomly Featured Patents
Lightweight cargo carrier for vehicles
Radiation-curable ink-jet ink vehicle
Esters of maleic anhydride interpolymers
Networked multimedia unit
Magnetic recording media
Surgical instrument seal assembly
Method for correcting scanning signals of incremental position transducers
Battery cover assembly for portable electronic device
LED driving circuit and backlight module