Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Multipoint photonic doppler velocimetry using optical lens elements
Ink, ink jet recording method, ink cartridge, and ink jet recording apparatus
High brightness laser diode module
Method for conformal plasma immersed ion implantation assisted by atomic layer deposition
Integrated monitoring in problem management in service desk
Pixel structure of organic light emitting device
Method and system for selecting a target with respect to a behavior in a population of communicating entities
  Randomly Featured Patents
Program control system in multitask environment
Read authentication method and system for securing data stored on RFID tags
Slip spool and method of using same
Substituted pyrazines, pyrimidines and pyridazines for use in the treatment of glaucoma
Electron gun with astigmatic flare-reducing beam forming region
Process for purifying siloxane
Value document
Method and system for configuring an interconnect device
Reinforced plastic compositions containing graft copolymers
Methods, apparatus, and systems for prediction of lighting module performance