Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
TPO compositions, articles, and methods of making the same
Wireless network device including a polarization and spatial diversity antenna system
Method for spore detection
Data converter with configurable functions
Synchronization of sound generated in binaural hearing system
Method for reserving network bandwidth for versioned network services
Rechargeable battery
  Randomly Featured Patents
Shower bath tap valve assembly
Dynamic precious metal assay method
Cellulose ester compositions having low birefringence and films made therefrom
Method for using a tie down device for a vehicle
Switch with electrical member supported in elastic folded contact
Universal wireless transceiver
Sheathed shrink net and support assembly
Statistical method for extracting, and displaying keywords in forum/message board documents
Pacing a data transfer operation between compute nodes on a parallel computer
Combined electronic warning receiver and calculator