Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Active gate drive circuit
System for determining movement properties of a guided vehicle
Linked area parameter adjustment for spinal cord stimulation and associated systems and methods
Systems, methods and computer program products supporting provision of web services using IMS
Radio transmitter and radio receiver with channel condition assessment
Inducement of organogenetic tolerance for pancreatic xenotransplant
Adaptive switch mode LED system
  Randomly Featured Patents
Striping composition and method for striping a road or highway surface
Microscope objective
UV/IR reflecting solar cell cover
Window sash position maintainer
Footwear upper
Layer 2 protocol in a cellular communication system
Optical objectives using apertured retrodirective reflectors
Brake actuator having a hydraulic transmission
Methods for treating a buttock deformity