Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Silicon carbide substrate, epitaxial wafer and manufacturing method of silicon carbide substrate
System and transceiver clocking to minimize required number of reference sources in multi-function cellular applications including GPS
Dynamic reconstruction of a calibration state of an absorption spectrometer
Switch redundancy in systems with dual-star backplanes
Mobile device case with storage compartment
Secure provisioning of a portable device using a representation of a key
  Randomly Featured Patents
Cabinet, particularly equipment cabinet
Accuracy of battery monitor parts
Air crystal and assembly for infrared microspectroscopy
Unlicensed wireless communications base station to facilitate unlicensed and licensed wireless communications with a subscriber device, and method of operation
Underarm perspiration-absorbing patch
Control mechanism for subsurface safety valve
Seat belt webbing pretensioner
Cell with active metal electrode and molten salt electrolyte
System and method for adaptive performance optimization of data processing systems
Column and beam construction and method