Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Device to control force required to depress accelerator pedal
Method for manufacturing and reoxidizing a TiN/Ta.sub.2O.sub.5/TiN capacitor
Petunia plant named `Bartpet001`
Method for designing sunlight-reflection and heat-radiation multilayer film
Device and method for processing input data of protective relay
System and method for storing redundant information
  Randomly Featured Patents
Apparatus for indicating tire pressure
Complementary MISFET semiconductor device having an atomic density ratio aluminum/lanthanum (Al/La) in the gate insulating layer of PMIS is larger than that of the NMIS
Optimally mapping a memory device
Aspirator probe with long pivot arm to minimize tip flick
Connector for securing ultrasound catheter to transducer
Dolly for a conveyor of an automated car wash
Plunger pot
Load-sensing active hydraulic control device for multiple actuators
Method and apparatus for the treatment of diesel exhaust gas
Article of wearing apparel suitable for controlling body perspiration