Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Metal-doped oxide, method of preparing the same, and solid oxide electrolyte using the metal-doped oxide
Semiconductor device and method of manufacturing the same
Integrated disk driving module including a stepping motor integrally formed with a base unit
High performance actuator motor
Method and structure of forming backside through silicon via connections
Medicament container
Generating compiled code that indicates register liveness
  Randomly Featured Patents
Track for stairlifts
Utility knife
Power supply noise reduction circuit and power supply noise reduction method
Charge pump DC/DC converters with reduced input noise
Sleeve for flowerpots for the like
Aquatic recreational towing devices
Catalyst enhanced chemical vapor deposition apparatus and deposition method using the same
Electrical wire bracket device
Pouch with connectors and system of such pouches
Method for making a steroid water soluble