Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Virtual appliance update method
Multi-dimensional tuple support in rule engines
Perception-based artifact quantification for volume rendering
Radio frequency splitter
Display screen with an animated graphical user interface
Disk drive
  Randomly Featured Patents
Animal feeds containing a mixture of avoparcin or spiramycin and proteolytic enzymes
Stud for footwear
Liquid crystal display device with compensators
Mechanism for operating multiple air flow control valves
Optical recording medium, information recording method, and information reproducing method
Method and system for improved in-line management of an information technology network
Group IV-A protective films for solid surfaces
Deferred parameterization
Image processing method and apparatus, image processing program, and storage medium which stores the program
Easy-opening leak-resistant liquid storage and dispensing container