Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Flip flop shoe
Compound containing a carbon or an oxygen isotope, preparation and use thereof, and composition comprising thereof
Display systems with touch screens
Puncture resistant fabric
Calendar integration methods and systems for presentation of events having combined activity and location information
Monolithic widely-tunable coherent receiver
Image heating device
  Randomly Featured Patents
Method and apparatus for anesthetizing caught fish
Combined wet and dry liquid cooling system and method
Apparatus for making spherical granules
Process for continuous reactive metal oxide formation in vacuum
Method and system for anti-static steering for vehicle steering systems
Composite laminate adhesive tape coiled in an endless roll form and process for forming the laminate adhesive tape roll
Semiconductor package having improved adhesiveness and ground bonding
Magnetic plug weld tool
Control system for powering plural inductive loads from a single inverter source
Duplex reproduction machine