Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Information recording medium and information processing method for accessing content with license or copyright protection
Differentiated PSIP table update interval technology
Passive millimeter wave differential interference contrast polarimetry
Polarization-coupled ferroelectric unipolar junction memory and energy storage device
Methods for isolating ligands of the human bitter taste receptor TAS2R49
Holding structure for a touch panel
Plasmon generator includes three metal layers for thermally-assisted magnetic recording
  Randomly Featured Patents
Programmable glitch filter
Sheet finisher, image forming apparatus using the same, and sheet finishing method
State-retentive master-slave flip flop to reduce standby leakage current
Tubing hanger with lateral feed-through connection
Device for identifying authorization and triggering, enabling an action, preferably an electronic locking device for motor vehicles
Method for setting up drive signal
Water tube boiler
Interconnect structure with bi-layer metal cap
Turbo vacuum pump
Hands free towel carrying system