Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Multi-domain dynamic group virtual private networks
System and method of improving audio signals for the hearing impaired
Method for manufacturing a substrate for a display device
Apparatus and method for sterilizing vessel with electron beam
High-density fiber optic modules and module housings and related equipment
Aisle barrier
Elastic wave device having a capacitive electrode on the piezoelectric substrate
  Randomly Featured Patents
Power cutting tool with proximity sensing system
Three dimensional microstructures and methods for making three dimensional microstructures
Small form factor pluggable (SFP) checking device for reading from and determining type of inserted SFP transceiver module or other optical device
Automobile tire
Method of making a thin-film magnetic head
Method of manufacturing a lens system insensitive to aspheric decentering and a lens system manufactured thereby
Method for crosslinking of haemoglobin
Means for converting X-rays into radiation which darkens X-ray films
Sequential therapy comprising a 20(S)-camptothecin and an anthracycline
MRI method