Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Hybrid asynchronous transmission process
Lifting apparatus
Malicious attack detection and analysis
Creation and use of test cases for automated testing of media-based applications
External preparation composition for skin comprising ginseng flower or ginseng seed extracts
Display screen or portion thereof with icon
System and method for optimizing utilization of inventory space for dispensable articles
  Randomly Featured Patents
Chip feeder for chip mounter
Air duct for a motor vehicle dashboard
Consumer gasoline tester
Image-based software update
Scuba mask
Method, installation and component for destruction of live organisms in a liquid
Rear vehicle body structure
Slidable display sign
Filter for medical instrument sterilization containers and method for removing moisture and contaminants therefrom
Flexible shower arm assembly