Resources Contact Us Home
Semiconductor memory device

Image Number 4 for United States Patent #8130581.

The present invention provides a semiconductor memory device in which the number of write amplifiers is decreased by increasing the number of bit line pairs connected to one pair of common write data lines. Further, by decreasing the number of bit line pairs connected to one pair of common read data lines, parasitic capacitance connected to the pair of common read data lines is reduced and, accordingly, time in which the potential difference between the pair of common read data lines increases is shortened. Thus, while preventing enlargement of the chip layout area, read time can be shortened.

  Recently Added Patents
Fishing apparatus
Triple-trim reference voltage generator
Wireless communication system using pilot allocation, method and pilot pattern thereof
Modulation of TIM receptor activity in combination with cytoreductive therapy
Power control arrangement for long term evolution time division duplex method and apparatus
Portable gaming device and gaming system combining both physical and virtual play elements
Epoxy composition for encapsulating an optical semiconductor element
  Randomly Featured Patents
Pendant lamp
Light emitting diode bulb connector including tension reliever
Combination wedge bonding and ball bonding transducer
Final drive locking mechanism for a disengageable drive coupling
Garden bean cultivar H37118
Brushless polyphase reduced force variation motor
Crystallized potassium salt of adenosine-5-diphosphoric acid and method of preparing same
Pre-moistened wipe product
Package intended for pressurized contents
Apparatus for supercritical fluid extraction having means for removing extraction from collection solvent