Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Method and apparatus for wireless transmission of diagnostic information
High power insulated gate bipolar transistors
Non-zero rounding and prediction mode selection techniques in video encoding
Modified binding proteins inhibiting the VEGF-A receptor interaction
Antimicrobial polysiloxane materials containing metal species
Power supply system for motor vehicle
Method, base station and system for adjusting cell wireless configuration parameter
  Randomly Featured Patents
Capacitive pressure sensor and method therefor
Method for continuous produce surface treatment
Ridge strip apparatus
Compositions and methods for the delivery of nitric oxide
S-tetrahydroprotoberberineoxidase, process for producing the same and use thereof
Vehicular door lock remote control apparatus
Confinement of high temperature plasmas
Arrangement preventing multiple connections to peripheral circuits
Lowering the consumption of ink in computer printing
Lounge end