Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write circuitry for hierarchical memory architecture










Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.








 
 
  Recently Added Patents
Secure mobile ad hoc network
System and method for solving connection violations
Method of fabricating display device
Capacity and coverage self-optimization method and device in a mobile network
Flame-protected impact-modified polycarbonate compositions
Tandem electric machine arrangement
Spark plug
  Randomly Featured Patents
Method and apparatus for pathlength adjustment in an optical system
Color synthesizing scanning electron microscope
Mechanical musical movement with electronic light control
Fireproof and soundproof door
Mobile communication system, base station, mobile station, and power-saving transmission and reception method used in them
Shock absorber with a check valve and a check valve for a shock absorber
In-line roller skate
Small molecules useful in the treatment of inflammation disease
Parallel port for connecting multiple devices and the method for controlling the same
Pattern formation method