Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Intake parameter-calculating device for internal combustion engine and method of calculating intake parameter
Liquid low temperature injection molding process
Methods of forming semiconductor devices having diffusion regions of reduced width
Authorization method for location based services
Maize variety inbred PH1CD7
Process for preparing soybean curd using micronized solution of soybean curd
Magnetic levitation motor used in lens module
  Randomly Featured Patents
Neirembergia plant named `Blue Eye`
Process for the polymerization of ethylene and catalytic component therefor
Communication device and method for evaluating level of importance of missed incoming call
Ambulatory tubing set with anti-siphon valve
Method of measuring target object in a sample using mass spectrometry
Device for dicing garlic
Vanadium-containing catalysts, process for manufacturing and use of the same
Printing head
Mould-pressing machine with liquid-mist injection
Antenna for automobiles