Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
System for targeted delivery of therapeutic agents
Method of making an array of nucleic acid colonies
Device with a floating head having a heater element
Method, apparatus and computer program product for visualizing whole streets based on imagery generated from panoramic street views
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
System and method for providing security in browser-based access to smart cards
Phase locking loop
  Randomly Featured Patents
Skin massaging device with simultaneous application of a cosmetic product
Tunable ring laser with external grating operation in a single mode
Shielded connector with condutive gasket interface
Metallized frame which interconnects etched wirings for integrated circuits
Variable resistor card for a fuel level sensor
Electrical connector and method of making same
Mutants of Streptococcal toxin C and methods of use
Method and apparatus for measuring the concentration of optically active substances
Meter box ground clamp
Preparation of benzaldehyde dialkyl acetals and novel benzaldehyde dialkyl acetals and benzyl esters