Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Real-image zoom viewfinder and imaging apparatus
Automated macular pathology diagnosis in three-dimensional (3D) spectral domain optical coherence tomography (SD-OCT) images
Device and process for isolating and cultivating live cells on a filter or extracting their genetic material
Methods, systems, and products for providing communications services
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Method for manufacturing semiconductor element and semiconductor device, and deposition apparatus
Method and apparatus for detection of LVDT core fallout condition
  Randomly Featured Patents
Survival jacket
Substrates with sterically-protected, stable, covalently-bonded organo-silane films
Analog telephone to ISDN interface apparatus and method therefor
Aluminum-containing zinc oxide-based n-type thermoelectric conversion material
Aluminum hopper car with cast collars interconnecting intersecting center sill hood with ridge hood and sloped end walls
Universal sport board rack
Method and apparatus for stuffer box crimping a multifilament yarn
Programmable dual-edge triggered counter
Drive support display apparatus
Method of forming a piezoelectric layer with improved texture