Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Electric power supply system and electric power supply system for motor vehicle
Optical recording medium, and method for producing optical recording medium
Method of bonding metallic members, and metallic bonded body
Recovery of a hot-pluggable serial communication link
Sending targeted product offerings based on personal information
Non-transitory computer readable recording medium storing print management program, print management device, print management method, and print system
Profile and template based dynamic portable user workflow
  Randomly Featured Patents
Received signal encoding and correlating system
Laser beam machining device
Crash sensing switch with suspended mass
Wet-pressed tissue and towel products with elevated CD stretch and low tensile ratios made with a high solids fabric crepe process
Medical catheter assembly with deflection pull ring and distal tip interlock
Low capacitance bipolar junction transistor and fabrication process therfor
Free-radical generating aromatic diols, polycarbonates containing thermal labile groups and their conversion to polycarbonate block copolymers
Apparatus for connecting a bone fastener to a longitudinal rod
Headgear frame for embroidering machine
Three-dimensional album page protector