Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Systems, methods and computer program products supporting provision of web services using IMS
Method of making a low-Rdson vertical power MOSFET device
Motion blur reduction for LCD video/graphics processors
Aspect ratio enhancement
Ventilated vacuum commutation structure
Authorization method for location based services
Embedded package and method for manufacturing the same
  Randomly Featured Patents
Sutera plant named `Lavender Storm`
Decal transfer microfabrication
Thiourea derivatives and antimicrobial agent and antiulcer agent containing the same
Systems and methods of generating control signals
Method for making a fuel cell electrode
Method of removing sodium thiosulfate from a hydrosulfite reaction mixture
Orientational material, orientational substrate and surface acoustic wave device
Wall lamp
Dishwashing machine