Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Beaconing and superframe structure for millimeter wave wireless technologies
LED illumination systems
Light fixture
Method for decoding a spatially multiplexed data signal using a maximum likelihood detection
Software management system for network data processing systems
Synchronization processing circuit and synchronization processing method in wireless communication system
LCD television set capable of external connection with application processor
  Randomly Featured Patents
Number 1 shaped cobra clip
Sign holder
Liquid crystal display
System and method for real-time, personalized, dynamic, interactive voice services for information related to existing travel schedule
Non-statistical method for compressing and decompressing complex SAR data
Self-orienting, two-wheel pipe crawler
Quick take-up master cylinder
Design of optical superlattice to realize third-harmonic generation and multi-wavelength laser output and its application in the all-solid state laser
Portable communication device and remote motion input device
Submersible pump