Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Method, system and computer program product for verifying floating point divide operation results
Image forming system, prognosis criterion setting apparatus, prognosis apparatus, image forming apparatus and non-transitory computer-readable recording medium
Stabilised prostaglandin composition
Device, information processing method, and computer-readable storage medium
Approaching object detection system
Method and system for acquiring support capability of mobile terminal by base station side system
Machine tool with an electrical generator for passive power generation
  Randomly Featured Patents
Geographical web browser, methods, apparatus and systems
Semiconductor integrated circuit
Ice skate boot
Monolithic integrated circuit for a digital-to-analog converter
Method and composition to enhance acid dye stain resistance of polyamides by improving resistance to detergent washings and products thereof
Coating compositions comprising alkyl ketene dimers and alkyl succinic anhydrides for use in paper making
Internal combustion engine
Glue stick container
Method of manufacturing a reinforced hose
Delayed blending of additives in well treatment fluids