Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Tracking data eye operating margin for steady state adaptation
Optical modulator module
Wide bandwidth hybrid antenna for combination EAS and RFID label or tag
Cathode active material and lithium secondary battery comprising the same
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Method and apparatus for monitoring for a radio link failure
Method and system for billing based on color component histograms
  Randomly Featured Patents
Drying plant and method for drying wood
Systems and methods for exploiting the tip or ring conductor of an implantable medical device lead during an MRI to reduce lead heating and the risks of MRI-induced stimulation
Concealed sliding partition track and integrated subterranean water removal system
Formulating device for cosmetically functional cosmetic products
Ground fault protective circuitry
Method of making optical devices
Application of native soil bacteria as selective biological control agents of the weeds downy brome, Japanese brome, and jointed goatgrass in wheat
Object detecting apparatus and method for detecting an object
Magnetic memory cell having magnetic flux wrapping around a bit line and method of manufacturing thereof
Housing including a test button secured thereto with a living hinge