Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write circuitry for hierarchical memory architecture










Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.








 
 
  Recently Added Patents
Method for selective deposition of a semiconductor material
Method for spore detection
Rechargeable battery including a channel member
Enediyne compounds, conjugates thereof, and uses and methods therefor
Method and apparatus for controllable communication
Image forming device
Communication system
  Randomly Featured Patents
Overhead conveyor cleaning apparatus
Yeast strains for the production of alcohol
Image sensor and method of manufacturing the same
Apparatus for blood treatment by pressing blood into treating material and then drawing it out
Method and apparatus for measuring optical power of very weak light, and optical communication system using the same
Dual access spike for infusate bags
Game die
Color filter to prevent color errors in a roll up display
Medical probe device and method having a flexible resilient tape stylet
Low density polyethylene