Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
High electron mobility transistor and manufacturing method thereof
Signal processing apparatus, display apparatus having the same, and signal processing method
Pixel structure of a solid-state image sensor employing a charge sorting method
Light emitting device
Performance metrics processing for anticipating unavailability
Hybrid fiber constructions to mitigate creep in composites
Methods and systems for assessing sales activity of a merchant
  Randomly Featured Patents
Polyol esters of zinc mercaptoacids as heat stabilizers for PVC processing
Recycle control system for dock levelers
Balance body ultrasound system
Automotive headlamp
Method and apparatus for implementing electronic seal
Electrical switch construction and improved overtravel switch blade therefor and method of making the same
Robot control system and method for TIG welding
Method for varying nitride strip makeup process based on field oxide loss and defect count
Non-detachable end unit
Silver halide grain and light-sensitive photographic material containing said silver halide grain