Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Nonvolatile semiconductor storage device and a manufacturing method thereof
Battery comprising circuitry for charge and discharge control, and method of operating a battery
Food safety printer
Apparatus and method for masking a clock signal
Dot templates for object detection in images
Gateway channel utilization
Herbal composition for the treatment of wound healing, a regenerative medicine
  Randomly Featured Patents
Simulated wire spoke wheel assembly
Method of welding three-dimensional structure and apparatus for use in such method
Method and apparatus for maintaining depth of focus
Cable length adjustment mechanism
Pressure regulation device for vehicle safety air bag
Device and method for pre-stressing the cable system of a vehicle brake actuating system
Azoamide compound
Anti-microbial proteins
Angle sensor for musical tone control