Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Display for displaying three-dimensional images and method for displaying three-dimensional images
Vehicle motion control device
Insulated container sleeve
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
Sampling filter device
Wafer level package and fabrication method
Recording medium, playback device, integrated circuit
  Randomly Featured Patents
Method and apparatus for converting optical signals to radio channels
Modular protective housing with peripherals for a handheld communications device
Polishing apparatus
Power distribution apparatus, power distribution method, and non-instant computer readable medium thereof
Personal scanner/computer for displaying shopping lists and scanning barcodes to aid shoppers
Isolation of generator bearing housing from generator enclosure and methods therefor
Apparatus for controlling operation of fluid pressure raising system
Filter device having relief valve for use in power steering system
Charge conditioning system for enabling cold starting and running of spark-ignited, diesel fueled piston engines