Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write circuitry for hierarchical memory architecture










Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.








 
 
  Recently Added Patents
Process for the enzymatic reduction of enoates
Method and system to generate finite state grammars using sample phrases
Lighting apparatus
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Method for spore detection
Clothes hanger
Electronic multiparty accounts receivable and accounts payable system
  Randomly Featured Patents
Boat motor mount
Biological aerosol particle detector and method having an electronic pulse detection means
Method and system for controlling the mixture air-to-fuel ratio
Gastroretentive duodenal pill
Nail file
Method and automated device for applying measured amounts of control liquids to the dorsal fur of rodent pests
Portable lighting suitcase
Radio communication base station device and radio communication method to shorten a suspension time of an MBMS service when a user equipment moves from a single frequency network area to a non
Automatic vent damper
Data input unit of synchronous semiconductor memory device, and data input method using the same