Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write circuitry for hierarchical memory architecture










Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.








 
 
  Recently Added Patents
Vending machine
Printing apparatus
Anti-fake battery pack and identification system thereof
System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating t
Polarized film apparatus with bands of alternating orientation
Information processing apparatus and power supply controlling method
System and method for document orientation detection
  Randomly Featured Patents
Stationary exercise device
Photosensitive resin composition for laser engravable printing substrate
LTE-Advanced (4G) front end radio architecture
Adjustable force applying air platen and spindle system, and methods for using the same
Sheet post-processing apparatus having excellent sheet stacking capability
Image recording apparatus
Modular sun visor assembly and method of assembling a sun visor
Method for simultaneous preparation of bisphenol F and novolak phenol resins
Building security, communication and control system
3-aminopyrrolidone derivatives