Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Method and system for billing based on color component histograms
Anti-infective derivatives, method for the production thereof, pharmaceutical compositions containing same and uses of said derivatives in treatment
Method for designing sunlight-reflection and heat-radiation multilayer film
Composite high reflectivity layer
6-O-substituted benzoxazole and benzothiazole compounds and methods of inhibiting CSF-1R signaling
Selection of hash lookup keys for efficient retrieval
Variable speed traffic control system
  Randomly Featured Patents
Device for the crossed displacement of rolling rolls
Process for the production of alkali metal chlorate
Coupling device and improved method of assembly thereof
Anti-theft device installation structure for motorcycle
Method for providing more vibrant, natural and long-lasting color to hair
Portable electric fan with a swivel mount
Process for the purification of malic acid
Light fixture
Scalable integrated high density optical data/media storage delivery system