Resources Contact Us Home
Write circuitry for hierarchical memory architecture

Image Number 4 for United States Patent #8130567.

A memory architecture includes a plurality of local input and output circuitries, with each local input and output circuitry associated with at least one memory bank. The memory architecture also includes a global input and output circuitry, which includes a plurality of global sub-write circuitries, is coupled to the plurality of local input and output circuitries One global sub-write circuitry is enabled and provides a write-data to a selected local input and output circuitry.

  Recently Added Patents
Superagonistic anti-CD28 antibodies
Circuit board and display panel assembly having the same
Business card assembly
Apparatus and method for categorizing services using canonical service descriptions
Trimming circuit and semiconductor device
Identifying users of remote sessions
Method for forming contact in an integrated circuit
  Randomly Featured Patents
Handset identifier using support vector machines
Reference electrode
Method for treating panic disorder
Table frame
Path compression for records of multidimensional database
Film ribbon cassette with mechanism for preventing reverse rotation
Carburetor and valve mechanism
Five-way power outlet
Bone implant having relatively slidable members
Plug-type device for interconnecting conduits