Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Pair bit line programming to improve boost voltage clamping










Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.








 
 
  Recently Added Patents
Lookup front end packet input processor
Vehicle detection apparatus and method using magnetic sensor
Sliding-type portable communication device
Systems and methods for computer-aided fold detection
Network fault detection
Lighting device with device for regulating the illumination according to the luminance of the illumination field and corresponding use
Polypeptide microparticles
  Randomly Featured Patents
Variable angle, fiber optic coupled, light scattering apparatus
Glove
Method of re-using authentication triplets on inter-VLR location updates
Method of graft polymerization and variety of materials utilizing the same as well as producing method thereof
Rubber composition
Systems and methods for moving a lens using shape memory materials
Method for the drying of wood and wood-based products
Clock radio receiver
Optical assembly
Process for forming a via in an integrated circuit structure by etching through an insulation layer while inhibiting sputtering of underlying metal