Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Method for cutting C--Mn steel with a fiber laser
Image-monitoring method for electroporation treatment and as associated image-monitoring appliance
Motor vehicle, toy and/or replica
Method and system of extending battery life of a wireless microphone unit
Multifunction switch for vehicle having lighting module
Power storage device and method for manufacturing the same
  Randomly Featured Patents
Method of interconnecting electronic components using a plurality of conductive studs
System and method for providing improved specificity for automatic mode switching within an implantable medical device
Refuse bag tensioner and method of use
Variable oscillation wavelength semiconduction laser device
Folding box with an integrated dispenser
Anti-cmet antibodies
Container and a process for filling said container
Process and apparatus for producing diamond film
Tealight holder
Methide salts, formulations, electrolytes and batteries formed therefrom