Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Method and apparatus for detection of the remote origin fraction of radon present in a measuring site
Apparatus and method for sterilizing vessel with electron beam
Optical splitter device
Segmented display panel and camera with segmented display
Mechanisms for marking the orientation of a sawed die
Selecting input/output components of a mobile terminal
Preserving and handling native data in hybrid object trees
  Randomly Featured Patents
Apparatus for acid gas emission control
Method and system for time-multiplexed shared display
Method and system for charging a series battery
P-selectin ligand protein
Hydrodynamic torque converter
Method for improving the gradational display of an active type liquid crystal display unit
Method of coating a shirred casing strand with smoke flavor
Paper storage device
Apparatus and process for deposition of hard carbon films
Method and apparatus for swing gear and bearing assembly for power mining shovel