Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Identification wristband
Optical scanner and image-forming device
Comparison of visual information
Packaging article
Deadline-driven parallel execution of queries
Diagnostic data interchange
Method for manufacturing non-volatile memory device, non-volatile memory element, and non-volatile memory device
  Randomly Featured Patents
Multi-level DRAM controller to manage access to DRAM
Sanitary napkin
Apparatus for taking off vibratory power for tractor
Transfix component having haloelastomer and silicone hybrid material
Incore instrumentation system for a pressurized water reactor
High performance interprocess communication
Impedance adjustment circuit
Method for evaluating degradation of a particulate matter sensor
Wideband phase modulator
Safety light tube