Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Ranking of items as a function of virtual shopping cart activity
System and method for stateless, fault tolerance and load balanced data collection using overlay namespaces
Deterrent device
Method for producing rare earth metal-based permanent magnet
Interior rearview mirror assembly with integrated indicator symbol
Oil pressure control apparatus
Acoustical receiver and pen transcription system adapted for rejecting virtual pen images
  Randomly Featured Patents
Method for controlling relative displacements of a tool against a workpiece
Apparatus for mixing and dispensing powder
Method of configuring and managing a network
Electric heating blanket control circuit assembly
High frequency signal amplifying circuit and a receiver using the same
Method of printing color images on textured surfaces
Metallized textured surface polypropylene film
Quinoline derivatives
Toggle switch lever lock
Composition and method for treatment of phosphated metal surfaces