Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Vehicles with electric motor
Reverse mapping method and apparatus for form filling
Geo-coding images
Method for reserving network bandwidth for versioned network services
Complete context search system
Multi currency exchanges between participants
Network decoys
  Randomly Featured Patents
Semiconductor device having self-aligned epitaxial source and drain extensions
Atrium building structure
Process for hydrometallurgic and electrochemical treatment of sulfur antimony ores with production of electrolytic antimony and elemental sulfur
Packaging case comprising a crown
Method of adhesion with a mercapto group containing adhesive
Apparatus comprising frequency selective circuit and method
Tubular composite arc welding electrode for vertical up welding of stainless steel and nickel-base alloys
Method of preparing a nonwoven web of poly(vinyl alcohol) fibers
Method and computer for remote communication while operating in a power-saving mode
Semiconductor-on-insulator (SOI) tunneling junction transistor SRAM cell