Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Focus adjustment unit and optical scanning microscope
Process for the production of alcohol
Cover panel for frame based door lock
Color LED display device without color separation
Hydrofluorocarbon refrigerant compositions for heat pump water heaters
Facial recognition using a sphericity metric
Vehicle speed verification system and method
  Randomly Featured Patents
Micro mirror unit and method of making the same
Level/plumb indicator with tilt compensation
Adjustable binocular spectacles for image magnification
J-hook force-adjustable and disconnectible connector for orthodontic headgear
Armrail release device for a collapsible playpen
Image processing device
Solventless preparation of phthalimides
Digital clock
Decentered field lens with tilted focal plane array
Methods of organizing data and processing queries in a database system, and database system and software product for implementing such methods