Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
In-vehicle electronic control apparatus having monitoring control circuit
Method and system for remote delivery of email
Lighting elements
Modified and stabilized GDF propeptides and uses thereof
Method and system for distributing ringback files
Providing a multi-tenant knowledge network
Liquid crystal display
  Randomly Featured Patents
Process for producing Ti/TiC composite by hydrocarbon gas and Ti powder reaction
Semiconductor device having nonvolatile memory element and data processing system including the same
Temperature controller housing
Fourier domain sensing
Modular panel system for temporary buildings
Scaffolding ascent apparatus
Miniature fingerprint sensor using a trapezoidal prism and a holographic optical element
Quality control mixture for glycine tablets, a method for preparing the mixture and a method for identifying the mixture
Finding friends for multiuser online games
Mortar buggy with stake bed assembly