Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Method and laser receiver for acoustically indicating a laser beam
Post-processing including median filtering of noise suppression gains
System and method for conditionally sending a request for data to a home node
6-O-substituted benzoxazole and benzothiazole compounds and methods of inhibiting CSF-1R signaling
Small molecule inhibitors of kynurenine-3-monooxygenase
Authenticating messages sent between a vehicle and a central facility
Method, system, and computer program product for scoring theoretical peptides
  Randomly Featured Patents
In vitro peptide or protein expression library
Electric trimmer motor housing with an extendable handle
Method for position-finding and apparatus herefor
Diagnostic system for organ abnormalities
Process and apparatus for disposal of noxious vapors emanating from wort and mash during production of beer in brewery installations
Oxamic acid derivatives for the prevention of immediate type hypersensitivity reactions
Zinc/air battery
Combined video camera and recorder
Non-volatile memory sub-system integrated with security for storing near field transactions