Resources Contact Us Home
Pair bit line programming to improve boost voltage clamping

Image Number 19 for United States Patent #8130556.

A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.

  Recently Added Patents
Method for generating codewords
Power generating apparatus of renewable energy type and method of attaching and detaching blade
Compositions and methods for producing isoprene
Plants and seeds of hybrid corn variety CH514730
Storage apparatus and method including page discard processing for primary and secondary volumes configured as a copy pair
Ejection station
Stowable pet leash and collar
  Randomly Featured Patents
Compression molded water ski and method of making the same
Beehive rack
Substance applying apparatus
Hand dynamometer with improved configuration for grip strength assessment
Land restoration following oil-well drilling and products useful therefor
Vehicular testing system
Side mount for carrying a luggage box or the like on a motorcycle
Position information assisted network control
Automated data storage library media handling with a plurality of pickers having multiple grippers
Gaming device having an electronic funds transfer system