Resources Contact Us Home
Reading non-volatile multilevel memory cells

Image Number 6 for United States Patent #8130542.

Embodiments of the present disclosure provide methods, devices, modules, and systems for reading non-volatile multilevel memory cells. One method includes receiving a request to read data stored in a first cell of a first word line, performing a read operation on an adjacent cell of a second word line in response to the request, determining whether the first cell is in a disturbed condition based on the read operation. The method includes reading data stored in the first cell in response to the read request by applying a read reference voltage to the first word line and adjusting a sensing parameter if the first cell is in the disturbed condition.

  Recently Added Patents
Methods of making a diagnostic device by interweaving hydrophobic and hydrophilic fibers, and diagnostic device therefrom
Variable month cross-platform photo calendar builder
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Illumination apparatus
Fuser member
Systems and methods for vehicle cruise control
  Randomly Featured Patents
Transportation security system and associated methods
Scheduling depending on quality of service and channel properties
Surface contamination analyzer for semiconductor wafers, method used therein and process for fabricating semiconductor device
Integrated circuit devices formed through selective etching of an insulation layer to increase the self-aligned contact area adjacent a semiconductor region
Power conservation in a composite array of data storage devices
Ink jet transparency
Simulated vehicle louvre applique
Leather-surface repair-composition and the method for surface repair of leather surfaces
Combined alarm clock, smoke detector and motion alarm
Methods, systems and structures for forming improved transistors