Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Computer graphics rendering apparatus and method










Image Number 3 for United States Patent #8130234.

A computer graphics rendering apparatus according to an embodiment of the present invention generates a screen image, using plural texture images having different mipmap levels. The apparatus generates a normalized texture coordinate of a texture image, generates, from the normalized texture coordinate of the texture image, a texel coordinate of a texel in the texture image, according to a mipmap level of the texture image, and generates, regarding an image block in the texture image, an index value indicating a cache line corresponding to the image block, using a texel coordinate of a texel in the image block. The apparatus generates the index value such that index values of image blocks in the same position are different, between two texture images having mipmap levels adjacent to each other.








 
 
  Recently Added Patents
Ni-, Co-, and Mn- multi-element doped positive electrode material for lithium battery and its preparation method
Luggage wheel housing with wheel
Predicting performance of an integrated circuit
Wireless monitoring in process applications
Film-forming resins as a carrier for topical application of pharmacologically active agents
Sports helmet
Universal data-driven computer proxy
  Randomly Featured Patents
Inductive proximity sensor
Method for estimating doppler frequency
Grinding head for surfacing and polishing stone, marbles and other hard materials
Leadless ceramic chip carrier
Diaphragm type breather system for sealed storage structure
Error detection in a data processing system
Fiber optic sensor, apparatus, and methods for detecting an organic analyte in a fluid or vapor sample
Method for controlling forward calls by predetermining the transmission power in the base station of a cellular radio telecommunication system
Method for extinguishing tank fires
Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed