Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method and system for varactor linearization










Image Number 7 for United States Patent #8130051.

Aspects of a method and system for varactor linearization are provided. In this regard, a relationship between control voltage and capacitance of a variable capacitor may be controlled utilizing a plurality of bias voltages communicatively coupled to a corresponding plurality of bias terminals of said variable capacitor. The variable capacitor may comprise a plurality of two-terminal unit varactors and a first terminal of each unit varactor may be coupled to an RF terminal of the variable capacitor, a second terminal of one of the unit varactors may be coupled to the control voltage, and a second terminal of each of the remaining unit varactors may be coupled to one of the bias voltages. The bias voltages may be generated via a resistor ladder and/or via the resistive nature of a portion of semiconductor substrate. The bias voltages may linearize the relationship between the control voltage and the capacitance.








 
 
  Recently Added Patents
Method of operating an election ballot printing system
Powerline communication receiver
Charged particle source with integrated electrostatic energy filter
Method and system for remote delivery of email
Wire guide
Push mechanism for efficiently sending aggregated data items to client
Method for detecting motion of an electrical device or apparatus
  Randomly Featured Patents
Method and arrangement for feeding chemicals into a process stream
Hydraulic control apparatus of automatic transmission
All-fiber spectroscopic optical sensor
Combined circular saw and miterbox unit
Mute for stringed instrument
Light weight rigid flat heat pipe utilizing copper foil container laminated to heat treated aluminum plates for structural stability
Electroluminescent devices
Process for the manufacture of an acoustically effective foil stack for a vehicle heat shield
Picker nest for holding an IC package with minimized stress on an IC component during testing
System for securing a monoblock window to a vehicle body