Resources Contact Us Home
Method and system for varactor linearization

Image Number 7 for United States Patent #8130051.

Aspects of a method and system for varactor linearization are provided. In this regard, a relationship between control voltage and capacitance of a variable capacitor may be controlled utilizing a plurality of bias voltages communicatively coupled to a corresponding plurality of bias terminals of said variable capacitor. The variable capacitor may comprise a plurality of two-terminal unit varactors and a first terminal of each unit varactor may be coupled to an RF terminal of the variable capacitor, a second terminal of one of the unit varactors may be coupled to the control voltage, and a second terminal of each of the remaining unit varactors may be coupled to one of the bias voltages. The bias voltages may be generated via a resistor ladder and/or via the resistive nature of a portion of semiconductor substrate. The bias voltages may linearize the relationship between the control voltage and the capacitance.

  Recently Added Patents
Behavioral fingerprint based authentication
Paper product with surface pattern
Field emission cathode structure
Secure data exchange for processing requests
Display apparatus, control method thereof, and program
Light emitting device
Liquid crystal display and method of driving the same
  Randomly Featured Patents
Iterative stage as dividend operand prescaler for fixed-radix division
Liquid electrophotographic transferring apparatus
Incinerator for combusting sewage
Conveying system
Surge absorber
Calorimetry system
Electronic array and methods
Variable length coding method and variable length decoding method
Fixing device and image forming apparatus
Method for conserving power in a can microcontroller and a can microcontroller that implements this method