Resources Contact Us Home
Method and system for varactor linearization

Image Number 7 for United States Patent #8130051.

Aspects of a method and system for varactor linearization are provided. In this regard, a relationship between control voltage and capacitance of a variable capacitor may be controlled utilizing a plurality of bias voltages communicatively coupled to a corresponding plurality of bias terminals of said variable capacitor. The variable capacitor may comprise a plurality of two-terminal unit varactors and a first terminal of each unit varactor may be coupled to an RF terminal of the variable capacitor, a second terminal of one of the unit varactors may be coupled to the control voltage, and a second terminal of each of the remaining unit varactors may be coupled to one of the bias voltages. The bias voltages may be generated via a resistor ladder and/or via the resistive nature of a portion of semiconductor substrate. The bias voltages may linearize the relationship between the control voltage and the capacitance.

  Recently Added Patents
Method of generating integrated circuit model
Optical signal output apparatus, electrical signal output apparatus, and test apparatus
Plants and seeds of corn variety CV778791
Bit error mitigation
Documentation roadmaps and community networking for developers on large projects
Method for modeling and analyzing linear time invariant systems with time delays
Comparison of visual information
  Randomly Featured Patents
Apparatus for extracting a fiber from a fiber-ferrule
Endurance testing apparatus
Hollow-fiber element for organic-vapor separation
High speed copper plating bath
Package for a toothbrush
Method and apparatus for gaming promotional printer
Methods and apparatus for LDMOS transistors
Method and apparatus for increasing stability of MOS memory cells
Circuit for protecting computer
Communication system