Resources Contact Us Home
Method and system for varactor linearization

Image Number 7 for United States Patent #8130051.

Aspects of a method and system for varactor linearization are provided. In this regard, a relationship between control voltage and capacitance of a variable capacitor may be controlled utilizing a plurality of bias voltages communicatively coupled to a corresponding plurality of bias terminals of said variable capacitor. The variable capacitor may comprise a plurality of two-terminal unit varactors and a first terminal of each unit varactor may be coupled to an RF terminal of the variable capacitor, a second terminal of one of the unit varactors may be coupled to the control voltage, and a second terminal of each of the remaining unit varactors may be coupled to one of the bias voltages. The bias voltages may be generated via a resistor ladder and/or via the resistive nature of a portion of semiconductor substrate. The bias voltages may linearize the relationship between the control voltage and the capacitance.

  Recently Added Patents
Multi-room user interface
Radio communication device and sequence length adjusting method
SRB enhancement on HS-DSCH during cell change
Techniques for image segment accumulation in document rendering
Reducing voltage stress in a flyback converter design
Method of manufacturing touch panel
Enhanced claims damage estimation using aggregate display
  Randomly Featured Patents
Intake manifold
Multiple durometer shield for ball joint
Magnetic recording medium having specific subbing layers and process for recovery and processing thereof
Display/input device
Denim jean with leggings
Renewable energy transmission, generation, and utilization device and method
Sole design for footwear
Regeneration of catalysts used in the manufacture of bisphenols
Compound semiconductor device with a particular gate structure
Method and device for plasma cutting of non-metallic materials