Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Techniques for providing reduced duty cycle distortion










Image Number 5 for United States Patent #8130016.

A feedback loop circuit includes a phase detector and delay circuits. The phase detector generates an output signal based on a delayed periodic signal. The delay circuits are coupled in a delay chain that delays the delayed periodic signal. Each of the delay circuits comprises variable delay blocks and fixed delay blocks that are coupled to form at least two delay paths for an input signal through the delay circuit to generate a delayed output signal. Delays of the variable delay blocks in the delay circuits vary based on the output signal of the phase detector. Each of the delay circuits reroutes the input signal through a different one of the delay paths to generate the delayed output signal based on the output signal of the phase detector during operation of the feedback loop circuit. Each of the variable delay blocks and the fixed delay blocks is inverting.








 
 
  Recently Added Patents
Electrode tab for secondary battery and secondary battery using the same
Self-service channel marketplace
Solid state lighting devices and associated methods of manufacturing
Systems and methods for port mirroring with network-scoped connection-oriented sink
Scalable header extension
Termite tubing preventative for non-wood materials
Container
  Randomly Featured Patents
Metal non-oxide coated porous substrates
Autopilot/flight director stall protection system
System for making braces for dies
Method and apparatus for measuring electric circuit parameters
Automatic down pressure adjustment system for set of ganged disc openers
Synthetic resin lens and eye lens article thereof
Auxiliary computer panel to cover a disk drive access side of a computer casing
Offset printing machine with impression cylinder gripper and sheet feed cylinder gripper
Accessing identification information to verify a gaming device is in communications with a server
Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuit