Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
Method of monitoring and configuring
Optical channel transport unit frames transmission having interleaved parity
OFDM control signaling in the presence of timing asynchronization in a peer-to-peer network
Portable, single member housing cord protector
Method of controlling an indentation depth of an electrode into a metal substrate during welding
Multilayered ceramic electronic component and fabrication method thereof
Method for accessing wireless network
  Randomly Featured Patents
Dutch oven lid
Velocipede steering and driving arrangement
Device for selective combustion in a multi-cylinder engine
Stand mixer
Method for assembly of multi-ports optical apparatus
Thermoplastic multi-layer packaging film and bags made therefrom
Bullet having sections separable upon impact
Compact diplexer connection circuit
Flashlight having back light elements