Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
System for implementing dynamic pseudorandom keyboard remapping
Methods of forming integrated circuit packages
Multiple secure elements in mobile electronic device with near field communication capability
Bamboo scrimber and manufacturing method thereof
Tri-material dual-species neutron spectrometer
Weak acid recovery system for ethanol separation processes
  Randomly Featured Patents
Apparatus and method for transmitting a plurality of key data
Cartridge chambering system for firearms
Email system restoring recipient identifier based on identifier-for-disclosure for establishing communication between sender and recipient
Method and apparatus for the manufacture of plastic bags having interlocking profile extrusions
Method of forming trench transistor with source contact in trench
Fifo memory devices that support all four combinations of DDR or SDR write modes with DDR or SDR read modes
Laminated electrode for a cochlear implant
Real-time statistical process monitoring system
Chemotherapeutic method for treating periodontal disease, and composition therefore
Bithienylnaphthalene-and bis(3,4-ethylenedioxythienyl)naphthalene-based monomers and polymers