Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
Cover panel for frame based door lock
Front portion of a vehicle, toy, and/or replicas thereof
Dynamic trunk distribution on egress
Pattern forming method using developer containing organic solvent and rinsing solution for use in the pattern forming method
Tracking data eye operating margin for steady state adaptation
Battery pack with interchangeable circuit substrates
Current collector for lead acid battery
  Randomly Featured Patents
Videodisc with undulating nested tracks
Thermoset polymeric precursor for aluminum nitride
Measuring element for a flow rate sensor, in particular an air-mass flowsensor for internal combustion engines
Fire detector
Show case
Velocity pressure averaging system
Diversity wireless device and wireless terminal unit
Gate voltage testkey for isolation transistor
Organic semiconductor recognition complex and system