Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
Method and arrangement for tracking the maximum power point of a photovoltaic module
Use of oncolytic herpes viruses for killing cancer stem cells
Frame for operation button of elevator
Individual XML message processing platform
Active energy ray-curable resin composition, nano ridge/groove structure using same and production method for said structure, and water repellent article provided with nano ridge/groove struct
Systems and methods for evaluating the ability of borrowers to repay loans
Metal complexes of tetraazamacrocycle derivatives
  Randomly Featured Patents
Asymmetrical tire tread
Preventing and/or treating cardiovascular disease and/or associated heart failure
Game machine and computer program thereof
Fan nacelle flow control
Locking fastener with resilient and rigid flange segments
Aerial support structure for capturing an image of a target
Method for curing a coating film
Remote data duplexing
Method of opening a perforated article
High gain local clock buffer for a mesh clock distribution utilizing a gain enhanced split driver clock buffer