Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
Over the counter medicinal container with surface ornamentation
Mobile target system
Method and apparatus for sharing virtual workspaces
Using location based services for determining a calling window
Lighting apparatus
Simultaneous wafer bonding and interconnect joining
Solid-state imaging apparatus and imaging system
  Randomly Featured Patents
Joint and shroud support for pour tube and collector nozzle
Increasing self-aligned contact areas in integrated circuits using a disposable spacer
Method and system for accessing business applications via a standard interface
Label reuse method and connected component labeling
Precision, analog CMOS one-shot and phase locked loop including the same
Preparation of chiral cis-5-amino-2-cyclopenten-1-ol derivatives
Fluid delivery control and monitoring apparatus for a medication infusion system
CMOS integration with metal gate and doped high-K oxides
Hybrid hall vector magnetometer
Rear carrier for an off-road vehicle