Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
Curable composition
Sealed sensor systems, apparatuses and methods
Materials, systems and methods for optoelectronic devices
Uniform light source for an imaging instrument
Pareto sampling using simplicial refinement by derivative pursuit
Method for dynamic rate adaptation based on selective passive network monitoring
Electrode-membrane-frame assembly for fuel cell, polyelectrolyte fuel cell and manufacturing method therefor
  Randomly Featured Patents
Purification of wet-processed phosphoric acid using anhydrous solvents
Record medium with different latencies
High voltage current limiting protection circuit and method therefor
Method and device for detecting a cyclic code
Multi-thread re-entrant marker with simultaneous switching
Digital auto-phase-controlled retiming circuit
Pipette hand portion with adaptor
Method of decreasing nitrogen oxide emissions in a circulating fluidized bed combustion system
Power shovel
System and method for recovering bar code errors