Resources Contact Us Home
Semiconductor device

Image Number 11 for United States Patent #8129799.

A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.

  Recently Added Patents
Event-triggered server-side macros
Targeted gene deletions for polysaccharide slime formers
Apparatus and method of preventing signal delay in display device
Architecture for accelerated computer processing
Pre-primed roofing membrane
Interest point detection
Authenticated secret sharing
  Randomly Featured Patents
Qualifying available reverse link coding rates from access channel power setting
Rotary engine
Treatment of swine wastewater by biological and membrane separation technologies
Compact gun cleaning brush
Interposer and method for manufacturing interposer
Fishing tool
Communication apparatus
Process for the preparation of unsaturated carboxylate esters
Force applying device for scoring wheels
Device for shed formation and Jacquard loom comprising same