Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Trench gate type VDMOSFET device with thicker gate insulation layer portion for reducing gate to source capacitance










Image Number 16 for United States Patent #8129779.

A semiconductor device according to the present invention includes a semiconductor layer. A first conductivity type region is formed on a base layer portion of the semiconductor layer. A body region of a second conductivity type is formed on the semiconductor layer to be in contact with the first conductivity type region. A trench in which a gate electrode is embedded through a gate insulating film is formed on the semiconductor layer. The trench penetrates through the body region, so that a deepest portion thereof reaches the first conductivity type region. A source region of the first conductivity type is formed on a surface layer portion of the semiconductor layer around the trench. The gate insulating film includes a thick-film portion having a relatively large thickness on a bottom surface of the trench.








 
 
  Recently Added Patents
Projector
Snapshot isolation support for distributed query processing in a shared disk database cluster
Switchgear operating apparatus and three-phase switchgear
Evolutionary clustering algorithm
Air scent dispenser
Voltage detector having voltage detection printed board
Method and apparatus for verifiable generation of public keys
  Randomly Featured Patents
Intra-aortic balloon catheter having a dual sensor pressure sensing system
Method of and apparatus for producing a yarn
Dianthus plant named `WP10 XAV04`
Image encoding/decoding by eliminating color components in pixels
Method for protecting metal products against corrosion and metal products obtained from said method
Apparatus for gripping a plug of an IC package container during removal of the plug
Single source differential circuit
Arrangement for a single-grip mixing faucet being operated by turning only
Knob for cooking utensil
Hardware control structure and method for off-chip monitoring entries of an on-chip cache