Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Pressure washer
Capacitance sensing
Method of sending CTI messages in a communication system
Patient interface
Solid-state imaging apparatus, method of manufacturing solid-state imaging apparatus, and electronic apparatus
Transmission apparatus, receiving apparatus, method, and storage medium
Non-serialized electronic product registration system and method of operating same
  Randomly Featured Patents
Method for removing calcium from crude oil
Speed detecting system for marine propulsion unit
Process for increasing the life of carbon crucibles in plasma furnaces
Nanowire, device comprising nanowire, and their production methods
Alignment apparatus and exposure apparatus
System and method for merging remote and local data in a single user interface
Measurement system having an improved scan list configuration
Steam generating device provided with a hydrophilic coating
Current mode logic circuit, source follower circuit, and flip flop circuit
Illumination and light gate utilization methods and apparatus