Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Compact light shield for flash photography
Catalytic pyrolysis using UZM-44 aluminosilicate zeolite
Signal processor and signal processing method
Performing a cyclic redundancy checksum operation responsive to a user-level instruction
Amide derivatives, process for preparation thereof and use thereof as insecticide
Tungsten barrier and seed for copper filled TSV
  Randomly Featured Patents
Drive train for work vehicle
Vibration damper a hydraulic motor vehicle brake unit
Rotary drum assembly having dynamic-pressure generating mechanism between rotary shaft and bearing
Electronic module with conductivity transformation region, method of manufacture and applications thereof
Printed circuit board able to suppress simultaneous switching noise
Image processing
Magnetic recording/regenerating apparatus
Teat cup assembly for application with a milking machine
Mold for continuous casting of a flanged rollable billet for a rolled girder or beam and rollable billet made therewith
MIS transistor having a large driving current and method for producing the same