Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Method for producing interferon alpha 5
Optical cable plug-in detection
Method and system for using personal devices for authentication and service access at service outlets
Light fitting
Tranverse in-core probe monitoring and calibration device for nuclear power plants, and method thereof
Apparatus for providing location information of hand-held device and method thereof
  Randomly Featured Patents
Robust apparatus and method of grounding a drum photoreceptor assembly
Method and apparatus for compressing digital data using non-adaptive predictive techniques
Hole saw
Peptides and nucleic acids of the cathelicidin family, derived from fish, and uses thereof
Gas separation apparatus, a front wall and a separation rotor thereof
Combined vacuum cleaner and steam iron
Computer controlled standby power supply system
System for computer-aided measurement of quality and/or process data in a paper machine
Silanol-free resins
Minimization of motor torque ripple due to unbalanced conditions