Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Device to control force required to depress accelerator pedal
High sensitivity stress sensor based on hybrid materials
Potential separation for filling level radar
Method for identifying modulators of GPCR GPR1 function
Use of tris(hydroxymethyl) aminomethane for the stabilization of peptides, polypeptides and proteins
Interface circuit
Method of measuring a displacement amount for an automobile suspension assembly
  Randomly Featured Patents
Method and apparatus for conducting dripless, smut-free stud welding
Method for fast ECC memory testing by software including ECC check byte
Boat lift
Combined tool for needlework
"Scoopeeze" portable canine waste pick-up device
Computer table
Salt bath quenching apparatus
Method of treating hyperploliferative skin disease with substituted-2,3-dihydro-6-substituted -pyrimido[2,1]-purine-4,8(1H,9H)diones
Conductor gateway prioritization parameters
Clamping fixture for coating stents, system using the fixture, and method of using the fixture