Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Coffee cup stationery tab
Transitional replacement of operations performed by a central hub
Synthetic bone grafts
Image processing apparatus and method having defective pixel detection and correction ability
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
Semiconductor device having a bonding pad and shield structure of different thickness
Timing and cell specific system information handling for handover in evolved UTRA
  Randomly Featured Patents
Mutants of Green Fluorescent Protein
Polyamide resin composition and housing for electronic equipment
Propulsion system for integral trains
Water closet
Photodiode with fiber mode dispersion compensation
Apparatus for forming a refractory lining for a container
Connector enabling increased density of contacts
Toilet apparatus with device for washing, disinfecting and drying toilet seats
Method for preparing a catalyst for oxidation of methanol to formaldehyde
Wire dot print head having a bipartite partitioning sheet