Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Local access to data while roaming with a mobile telephony device
Method and apparatus for internet on-line insurance policy service
VGPU: a real time GPU emulator
Audio/video program-related hyperlink printer
Non-aqueous solution process for the preparation of cross-linked polymers
Liquid crystal display device
Information repository search system
  Randomly Featured Patents
Non-clay agricultural granule
Wireless electrical connection to mobile robots or vehicles
Self-aligned metal-insulator-metal capacitor for integrated circuits
Lateral guide for an accumulation station, with double row of rollers
Method for detecting opening of a throttle valve in a fully closed position in an internal combustion engine
Automatic guidewire maneuvering system and method
Genic male-sterile maize
Vehicle occupant protection apparatus including an inflatable curtain and a housing containing the curtain
Method and system for termination blocking of message delivery service in a switch-based telecommunication system
Combinations for the treatment of immunoinflammatory disorders