Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Controller for flexible and extensible flow processing in software-defined networks
AC/DC converter
Mobile device case with storage compartment
OFDM control signaling in the presence of timing asynchronization in a peer-to-peer network
Panel for decoration
Integrated testing circuitry for high-frequency receiver integrated circuits
Indicating transfer in an IMS network
  Randomly Featured Patents
Apparatus and associated methods for converting serial data pattern signals transmitted or suitable for transmission over a high speed synchronous serial transmission media, to parallel patter
Tracheostomy tube
Capacitor-less DRAM device
Array substrate and method of fabricating the same
Integrated circuit memory devices having reduced power consumption requirements during standby mode operation
Geocell for load support applications
Technique for automatically controlling resolution
Electroviscous fluids
Jewelry armoire
Circuit protecting device