Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Multiple-frequency inversion method and control apparatus for internal combustion engine driven generator
Feature management of a communication device
Regenerative power storage system mounted on DC electric railway car
Catalysts and process for producing aldehydes
Bipolar transistor with diffused layer between deep trench sidewall and collector diffused layer
Method and apparatus for image sensor packaging
  Randomly Featured Patents
Anaerobic film biogas digester system
Energy management of HVAC system
Production of substantially pure kappa casein macropeptide
Image forming apparatus
Method of depositing barrier layer for metal gates
Computer-aided modeling
Call protect systems with handoff redundancy
Reference current generator
Storage subsystem, information processing system and method of controlling I/O interface
Method for selective epitaxial growth of source/drain areas