Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Robot control device
Autonomous primary-mirror synchronized reset
Image reading apparatus, image reading method and program
Frame timing synchronization in a geostationary satellite system
Measurement and uses of oxidative status
Wound dressings
  Randomly Featured Patents
Data demodulator carrier phase error detector
Closed, fluid-modulating receiving system for the conveyance, modulation, and collection of fluid matter
Light fixture
Complex coils having fibered centers
Hollow-cast component
Electric connector with contact holding mechanism
Linear power amplifier
Protector apparatus