Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Method and apparatus for providing very high throughput operation and capability signaling for wireless communications
Method for configuring analog-to-digital converter keys and non-transitory machine readable medium storing program code executed for performing such method
Cosmetic/dermatological compositions comprising naphthoic acid compounds and polyurethane polymers
Liquid crystal display device
Methods and devices for coding and decoding images, computer program implementing them and information carrier enabling their implementation
System and method for providing advice to consumer regarding a payment transaction
Fabric care compositions comprising front-end stability agents
  Randomly Featured Patents
Lawn mower
Plug-and-show USB portable disk
Intermittent control reception circuit for low consumptive current sake
Slurry pump control system
Lithium-6 coated wire mesh neutron detector
Variable grip structure
Duffle bag with rectangular pockets
Combined washer and dryer unit
Core finish tool for coaxial cable and associated method
Control system for fluid coupling