Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Systems and methods for managing fleet services
Portable computer
Label with surface ornamentation
Method of reducing acetaldehyde in polyesters, and polyesters therefrom
Voltage regulator structure that is operationally stable for both low and high capacitive loads
Dynamic data filtering system and method
  Randomly Featured Patents
Multiphase switching system and generator arrangement having such a switching system
Light emitting device and fabrication method thereof
Method and arrangement of apparatus for frequency shifting a monochromatic narrow bandwidth light beam
Data compression with incremental redundancy
Domain name system security extensions (DNSSEC) for global server load balancing
Alkali-free glasses containing iron and tin as fining agents
Fused high density multi-layer integrated circuit module
Method for identifying received symbols corrupted by burst noise and related device
Implementing dynamic physical memory reallocation
Method and apparatus for predistortion of signals in digital transmission systems