Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Clothing fastener accessory
Method for manufacturing a substrate for a display device
Devices, systems, and methods for tactile feedback and input
Adaptive flow for thermal cooling of devices
Electromagnetic probe for measuring properties of a subsurface formation
Vehicle headlight
Peer-to-peer method of deploying and managing executable code and associated plug-ins
  Randomly Featured Patents
Fixed flat panel display mount
Analog-to-digital converter having programmable dynamic range
Process for formylating xylene mixture
Device and method for driving a needle and meniscal repair
Facelift device
CDMA cellular radio transmission system
Methods, systems and program products for managing resource distribution among a plurality of server applications
Process for the preparation of treated lead chromate based pigments
Biochemical fertilizer composition
Arrival order judgment apparatus