Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Drive apparatus
Vehicle having power supply apparatus
Bread basket
Micromachined devices and fabricating the same
Preparation process of transition metal boride and uses thereof
Methods and systems for temporarily sharing position data between mobile-device users
  Randomly Featured Patents
Crimp-bonded fibrous cellulosic laminate
Document feeding method for automatic document feeder
Diabetes-mediating proteins and therapeutic uses thereof
Field effect transistor device and fabrication
Liquid discharging apparatus and control method therefor
Hypochlorite bleaching compositions
Anti-thymosin .alpha.1 monoclonal antibody-producing hybridoma
Plastic fastener
Duct system for profiled post-tension construction
Detail-in-context lenses for digital image cropping and measurement