Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Vertical axis wind turbines
PC secure video path
Bi-directional pattern dependent noise prediction
System and method for controlling a wireless device
Image decolorizing device
Image sensor pixels with junction gate photodiodes
Method and system for remotely testing a wireless device
  Randomly Featured Patents
Barbecue implement with wood laminate handle
Method and apparatus for improved security in a data processor
Derivatives of N-(arylamino) sulfonamides as inhibitors of MEK
Cylindrical container inner surface tester based on an image processing technology
Method of inputting characters on a wireless mobile terminal
Liquid crystal antidazzle mirror
Image forming apparatus and recording medium
Apparatus for filling tooth root canals under vacuum
Blue light emitting diode formed in silicon carbide
Follow spot sighting device