Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Method and system for detecting data modification within computing device
Rear bumper for an automobile
Simplified algorithm for abnormal situation prevention in load following applications including plugged line diagnostics in a dynamic process
Signal generator
Semiconductor device having a triple gate transistor and method for manufacturing the same
Antitumoral compounds
  Randomly Featured Patents
System and method for heterogeneous caching
Joint of aluminum alloy casting
Joint securing an article to particle board
Multi-element concentrator system
Microprocessor program addressing arrangement having multiple independent complete address generators
Fuel injector
Elevator arrangement
Contact lens cleaning device
Modified fluorocarbonylimino biurets
Reservoir for hummingbird feeder