Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Position-measuring device
Selecting one of a plurality of print modes based on pixel coverage of a document
Method and apparatus for controlled reoxygenation
Content reproduction apparatus and content processing method therefor
Power surface mount light emitting die package
Turbulence sensor and blade condition sensor system
System and method for providing a path avoidance feature in a network environment
  Randomly Featured Patents
Electronic component and method of manufacturing the same
Display device having rotating apparatus for display panel
Evacuation method and storage medium
Reflected light glare minimization for athletic contest
Switching electrical receptacle
Distraction apparatus for subapical osteotomy and vertical segment distraction and ridge augmentation
System for receiving spent cartridge cases from a firearm
Method and apparatus for implementing alerts on a browser running on a portable handheld device
Telecommunication conferencing system and method
High performance composite coating