Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Simulation parameter correction technique
Techniques for image segment accumulation in document rendering
Composite aircraft floor system
Reoccuring keying system
Light barrier and method for detecting objects
Pressure washer
Image forming apparatus, information processing method, and storage medium for generating screen information
  Randomly Featured Patents
Reformer exercise apparatus footbar
Piperidine compounds containing silane groups for use as stabilizers for organic materials
Sand consolidation with organic silicate
Lifting device for a personal-transportation vehicle
Nail polish bottle
Blower unit retention apparatus
Inserted blade hob
Computer memory controller with self refresh performed during memory back-up operation in case of power failure
Electric field domain patterning