Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Buffer pool extension for database server
Active element machine computation
Method and device for synthesizing image
Rotation angle detecting device
Detection of code-based malware
Database caching utilizing asynchronous log-based replication
Method of hydrothermal liquid phase sintering of ceramic materials and products derived therefrom
  Randomly Featured Patents
Optical beam reconfiguring device and optical handling system for device utilization
Mucoadhesive carrier for delivery of therapeutical agent
Self-diagnostic process control loop for a process plant
Cardable blends of dual glass fibers
Durable nanoweb scrim laminates
Air deflector device for a vehicle having an opening roof
Modular and scalable power conversion system for aircraft
Arrangement for projection copying masks on to a work piece
Apparatus for adhering tire component material
Air cooled aerofoil