Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Organic compounds
Dynamic web page construction based on determination of client device location
System, device and method for transrating file based assets
Functionalized main chain polymers
Systems and methods for providing a shared folder via television
Electron-beam lithography method with correction of line ends by insertion of contrast patterns
  Randomly Featured Patents
Thermoplastic recording apparatus
Welding handle clamp
Pleated package having a reinforced central region with pre-expanded pleats
Powered air cleaning system and air cleaning method
Non-shrinkable passivation scheme for metal em improvement
Image forming apparatus
Method and apparatus for generating a texture mapped perspective view
Long forging machine for the forging of round or sharp-edged bars
Poinsettia plant named Marjo Rose
Compact damper with over center latch