Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Picture information coding device and coding method
Method for culturing lactic acid bacterium and method for producing fermented milk
LED driving circuit, LED illumination appliance, LED illuminator, and LED illumination system
Sensor system
Controller for flexible and extensible flow processing in software-defined networks
Sparse data compression
Link establishment in a wireless communication environment
  Randomly Featured Patents
Sloping hump
High-temperature furnace having selectively permeable membranes for oxygen enrichment
Diver's door for inflatable boat
Bent-wire spectacle frame
Absorbent article having a containment pocket
Interposer and method for manufacturing the same
Monolithic structure with redundant load paths
Transflective display with through hole extending through a light shield in the transmissive region of the display
Shape sorting educational toy
Process for typing HLA-B using specific primers and probes sets