Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Method of fabricating CIGS by selenization at high temperature
Front end for RF transmitting-receiving systems with implicit directional control and time-multiplexing method in submicron technology
Noise spectrum tracking in noisy acoustical signals
Image processing apparatus, image processing system, and image processing method
Semiconductor device
Pet cremation urn
Mobile communication device
  Randomly Featured Patents
Adapter for connecting an introducer needle assembly to a catheter introducer
Method for automatically determining trackers along contour and storage medium storing program for implementing the same
Electrical connector
Method of controlling test films in biochemical analysis apparatus
Round up control system for veneer lathe
Device for holding a door open with permanent magnet actuated ball valve affecting hydraulic cylinder
Method and apparatus for destruction of undesired vegetation using ultra-violet light
Method of encoding and decoding motion picture frames
Electroless alloy plating
Safety blood collection needle device