Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Reticle for a riflescope or other projectile-weapon aiming device
Calibration method for non-ideal transceivers
Wire guide
Method of controlling an indentation depth of an electrode into a metal substrate during welding
High performance adaptive switched LED driver
Apparatus and method for weighing an item of mail during transport through a sorting installation and having an anti-vibration device
Semiconductor device and method of forming discontinuous ESD protection layers between semiconductor die
  Randomly Featured Patents
Process for the preparation of fiber-reactive dyestuffs
Magnetic carrier, preparation thereof, and method of extraction of nucleic acid
Gel insecticidal compositions
Compensation of reflective mask effects in lithography systems
Carbon commutator
Sliding pin seat hinge assembly
Content copying device and content copying method
Memory organization for vertical and horizontal vectors in a raster scan display system
Filter drier and method of filtering a fluid stream
Handle bag with rivets