Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Block copolymer nanoparticle compositions
Active element machine computation
Classifying documents using multiple classifiers
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Target output device and extreme ultraviolet light source apparatus
System and method for content delivery
Tricyclic inhibitors of kinases
  Randomly Featured Patents
Optical coupler and refractive lamp
Access needle well-suited for percutaneous implantation in a body lumen
Wheat swather
Composition comprising a combination of an aromatase inhibitor, a progestin and an oestrogen and its use for the treatment of endometriosis
Process for lay-out of a semiconductor integrated circuit
Sputter-ion pump having improved cooling and improved magnetic circuitry
Encryption printed circuit board
Print controller and image forming apparatus
Method of non-destructive quality inspection of materials and videomonitor realizing this method
Image processing apparatus and method of same