Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
System and method for managing self-refresh in a multi-rank memory
Image forming apparatus
Tactile output device for computing device notifications
System and method for optimizing use of plug-in air conditioners and portable heaters
Zoom lens
Mobile device case with storage compartment
Communication apparatus, and method and program for controlling same
  Randomly Featured Patents
Sail power device
Method of making tubes
Apparatus for providing a ballistic magnetoresistive sensor in a current perpendicular-to-plane mode
Methods for commercial production of heterologous laccase in plant tissue and extraction of the laccase from plant seed
Polymerization of hydroxytyrosol mediated by horseradish peroxidases
Pinch clamp assembly
Capacitor charged yarn cutting apparatus
Communication terminal device, method, program, recording medium, and integrated circuit for use in communication network system
Bridge circuit for switching high currents
Rear combination lamp for an automobile