Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
SRB enhancement on HS-DSCH during cell change
Vehicle window opening and closing control device
Vehicle speed verification system and method
Transactional consistency scheme
Program recording medium, image processing apparatus, imaging apparatus, and image processing method
Method for controlling operation of a wind turbine
Peer-to-peer, internet protocol telephone system with proxy interface for configuration data
  Randomly Featured Patents
Method for treating the surface of an article with solid particles
Radar arrangement for measuring velocity of an object
Print image-forming method and device
Aircraft interior bushing
Engine charge forming apparatus
Log rolling apparatus
Connector with locking arm
Mandibular advancement device with positive positioning hinge
Automated system for managing baby care products