Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Analogue-to-digital converter
Opportunistic modem
Integrated disk driving module including a stepping motor integrally formed with a base unit
Method of and apparatus for image denoising
Method for switching channels in a wireless communication network
Method and system for providing complete internet anywhere with partial server processing
Method for producing an adhesive fastening element made of plastic
  Randomly Featured Patents
Hinged bin
Halogen-free flame retardant compositions, thermoplastic compositions comprising the same and methods of producing the compositions
Torque converter with movable nozzle
Wine rack
Differential pressure relief valve
Training aid basketball for right hand
Method, device, computer program product and system for representing a partition of N W-bit intervals associated to D-bit data in a data communications network
Coupling assembly
Sorting device and method
Process for preparing aromatic polyamides with sodium carbonate hydrate as acid acceptor