Resources Contact Us Home
EEPROM with increased reading speed

Image Number 12 for United States Patent #8129774.

In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage of the memory cell in a block selected by the data read operation is made different from the each of the voltages V.sub.sg1, V.sub.sg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.

  Recently Added Patents
Magnetic disk and manufacturing method thereof
Spark plug
Floor standing rack
Semiconductor memory device, test circuit, and test operation method thereof
Signal processing apparatus, display apparatus having the same, and signal processing method
Manufactured product configuration
  Randomly Featured Patents
Method and system for acquiring computerized tomogram data
Composition for personal care product comprising alkoxylated fatty alcohol and polysiloxane
Method of forming a tub apparatus
Amphibious safe tent
Capacitor microphone
Webpage-flags sensitive toolbar
Method and apparatus for regenerating desiccants in a closed cycle
Process for the production of chemically bonded non-woven sheet materials containing a binder of microheteroporous structure
Granular secondary alkanesulfonate
Low profile fluid quick connector