Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Method and apparatus for communication channel error rate estimation
Generating package profiles in software package repositories using selective subsets of packages
Probiotic enriched and low organic acid food products
Error scanning in flash memory
Snapshots in de-duplication
Electrophotographic photoreceptor and image forming apparatus including the same
Method for preparing a .beta.-SiAlON phosphor
  Randomly Featured Patents
Semiconductor pressure sensor
Loop back device of packet communication T1 network
Record player with record determining means
System and method for adapting to a change in constellation density while receiving a signal
Stereo headphone
Laser beam printer
Automatic parenteral infusion apparatus
System and method for communicating state and title information between a browser and a rich internet application with browser forward and back button support
Crash sensor
Cooking spoon