Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Method and apparatus for rebuilding data in a dispersed data storage network
5-phenyl-pentanoic acid derivatives as matrix metalloproteinase inhibitors for the treatment of asthma and other diseases
Economic filtering system for delivery of permission based, targeted, incentivized advertising
Dry-cooling unit with gravity-assisted coolant flow
Antimicrobial flush solutions
Flat panel crystal display employing simultaneous charging of main and subsidiary pixel electrodes
System and method of creating and providing SMS http tagging
  Randomly Featured Patents
Method for controlling the slewing movement of the rotary part of a tower crane
Apparatus for treating wafers in the manufacture of semiconductor elements
Lockable garment display rack
Methods of solidifying low-boiling-point hydrocarbon and handling the same, and regeneration thereof
Push button
Trash can/vacuum combination
Combined cabinet and shelf unit
Method of capturing constant echo path information in a full duplex speakerphone
Apparatus for detecting an edge of an image
High-performance band combine function