Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Packaging for socks
Thiocyanato or isothiocyanato substituted naphthalene diimide and rylene diimide compounds and their use as n-type semiconductors
Scoring users of network based users
Intraoral camera for dental chairs
Functional component compensation reconfiguration system and method
Apparatus and method for extracting cascading style sheet rules
Secure data exchange between data processing systems
  Randomly Featured Patents
Steering wheel with decorative element
Rotary air filter
J-lead conditioning method and apparatus
Polysilicon/silicon junction field effect transistors and integrated circuits (POSFET)
Plumb bob string holder
Continuous process for converting natural gas to liquid hydrocarbons
Lighting unit with multiple light sources of a different color temperature
Method and apparatus for continuously harvesting grain from a row of mature grain plants comprised of plant segments and alley segments
Monitoring error-handler vector in architected memory