Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Method and apparatus for diagnosing faults in a hybrid internet protocol network
Method and apparatus for optimizing paging in a communication network
Method and apparatus for communicating electronic service guide information in a satellite television system
Semiconductor process
System and method for improving cache efficiency
Thin film transistor and flat panel display device including the same
Trash receptacle
  Randomly Featured Patents
Portable collapsible display and projection apparatus
Confectionery delivery system for mineral supplements
Method and system for using short ranged wireless enabled computers as a service tool
Motorcycle gas tank
Dodecahedron die with musical scales
Flame retardant liquid rubber composition
Surgical suction regulator
Low temperature curable conductive adhesive and capacitors formed thereby
Ink drop writing apparatus
Case for a gun cleaning kit