Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Method and system for establishing enhanced key when terminal moves to enhanced universal terminal radio access network (UTRAN)
Support for a portable electronic device
Switch redundancy in systems with dual-star backplanes
Electromagnetic shield for a passive electronic component in an active medical device implantable lead
Power supply apparatus for light emitting diode
Methods and apparatus for mitigating interference between co-located collaborating radios
System and method for controlling device location determination
  Randomly Featured Patents
Smart wine brewery equipment
Glue mounting of a glass in a bay
Fischer-Tropsch products as fuel for fuel cells
Preparation of glass concentrate capsules for reinforcement of thermoplastics
Liquid crystal display for mobile phone
Multi-purpose spotlight
Semiconductor device and method of forming UBM fixed relative to interconnect structure for alignment of semiconductor die
Process and apparatus for determining total nitrogen content by elemental analysis
Herbicide containing phytopathogenic microorganisms
Pneumatically dithered laser gyro