Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Apparatus for synthesizing nano particles, and method for synthesizing the nano particles using the same
Cooling system for server and cooling method for electronic apparatus
Throttle device for vehicle
Optical burst mode clock and data recovery
E-check and e-commerce
Laser distance measuring apparatus with beam switch
Closed male luer device for use with needleless access devices
  Randomly Featured Patents
Toy vehicle apparatus
Ropeless jump rope
Cable connector assembly with an improved spacer
Method and apparatus for imaging of vessel segments
Data pipeline interrupt scheme for preventing data disturbances
Electrical connector with board lock
Motor vehicle starter contactor incorporating an auxiliary control relay
Method of transmitting signals between communications stations
Data processing system having a synchronous memory with an output circuit which selectively outputs groups of M data bits
Microcomputer having interrupt control circuit to determine priority level