Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Sharing networks determined by sharing of items between individuals
Voltage generating system and memory device using the same
All-in-one information handling system
Controlling transmission resources in mobile radio systems with dualtransfer mode
Multi-state DC-DC converter having undirectional switches
Multi-domain dynamic group virtual private networks
  Randomly Featured Patents
Tackle tube
Compressor assembly
Method and apparatus for optimizing a merge-join operation across heterogeneous databases
Electrostatic accelerometer
Optimizations for TCP connection setup and teardown
Color-filter manufacturing method
Ibuprofen-aspirin, hydroxymethylacylfulvene analogs and L-sugar illudin analogs
Spindle brake mechanism for milling machines
Device for binding holed sheets
Computer table for a furniture