Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Resuming piecewise calibration of a real-time-clock unit after a measured offset that begins at the next calibration period
Pointing device, display apparatus and pointing system, and location data generation method and display method using the same
Mobile communication device monitoring systems and methods
Image forming apparatus
Measurement system service for a vehicle instrument panel
Method and system for the geolocation of a radio beacon in a search and rescue system
  Randomly Featured Patents
Discharge-processing power source device
Vacuum type brake booster for vehicle
System for metric introspection in monitoring sources
Portable collapsible chair
Gardener's aid for sloped ground
Dual drug dosage forms with improved separation of drugs
Shower curtain hook
Aminomethyl chromans
Skein support bow
Alkaline battery including lambda-manganese dioxide