Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Dynamic data caches, decoders and decoding methods
Adaptive non-positive inductor current detector (ANPICD)
Systems and methods for computer-aided fold detection
Liquid crystal display backlight control
Automatic image-content based adjustment of printer printing procedures
Systems and/or methods for determining item serial number structure and intelligence
Mobile terminal based on W-CDMA system having receive diversity function and system thereof
  Randomly Featured Patents
Cyber attack analysis
Traveling block elevator latch assembly
Safety grab protection device
Fluid transport coupling
Optical storage device, recording method of optical storage medium and program
Device for fixing a hydraulic clutch activating device, especially a clutch slave cylinder
Semiconductor memory and method of producing the same
Systems, methods and apparatus for plaque visualization and quantification using fuzzy and adaptive region classes
Removing radar absorbing coatings
N,N'-disubstituted guanidines and their use as excitatory amino acid antagonists