Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Retransmission and retransmission request in data communication systems
Fast port switching in an audiovisual receiver by use of port pre-authentication by a partial PHY decoder core
Modification of an object replica
Printed wiring board with reinforced insulation layer and manufacturing method thereof
Integrated projector system
Query processing with specialized query operators
Device and process for isolating and cultivating live cells on a filter or extracting their genetic material
  Randomly Featured Patents
Crop conditioner
Leading edge slat/wing combination
Wiring board having efficiently arranged pads
Method and apparatus for receiving and displaying digital data
Provision of location information
Systems and methods for statistical genomic DNA based analysis and evaluation
Drill rod retrieval device
Multiple angle jointer and planer knives
Liquid crystal display with a liquid crystal orientation controlling electrode and processes for manufacturing and driving thereof
Process for cleaning fouled heat exchangers