Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Obviation of recovery of data store consistency for application I/O errors
Character input device and program for displaying next word candidates based on the candidates' usage history
Electrode and method for manufacturing the same
Method for producing cathode active material for a lithium secondary battery
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
Event-triggered server-side macros
Ventilated vacuum commutation structure
  Randomly Featured Patents
Orthopedic technical device
Rotatable bushing for reducing bending stress in electrical cable
Coated abrasive article with composite tie layer, and method of making and using the same
Method of manufacturing 2-propyn-1-ol
Compounds that bind to p185 and methods of using the same
Stencil perforating method, stencil perforating system, and stencil printing machine
Ridge waveguide optical sensor incorporating a Bragg grating
Urine specimen collector
Strap and carry system
Power switch-mode circuit with devices of different threshold voltages