Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Fabric care compositions comprising front-end stability agents
Determination method for a reinitialization of a temporal sequence of fluoroscopic images of an examination region of an examination object
Method for execution upon processing of at least one histological sample
Image-monitoring method for electroporation treatment and as associated image-monitoring appliance
Apparatus and method for sterilizing vessel with electron beam
Liquid crystal display device
DRAM refresh method and system
  Randomly Featured Patents
Conveyor belt with deflection rollers
Virtual file system
Adaptive wavefront modulation system and method for ophthalmic surgery
Method and apparatus for adjusting PLL and/or DLL timing offsets
Curing binders for foundry moulds and cores
Programmable logic device having quadrant layout
Phase-lock multiple tone generator system
Ejection restraint systems for flight suits
Process for operating a total barrier oxidation ditch
Diving helmet