Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Denial of service (DoS) attack prevention through random access channel resource reallocation
System and method for burst separation and extended interleaving length
MEMS autofocus actuator
Liquid crystal display device with a control mechanism for eliminating images
Method and system for detecting target objects
Pipette device
  Randomly Featured Patents
Apparatus for direct or indirect application of a liquid or pasty coating medium onto a traveling material web, notably of paper or cardboard
Pet tracking systems, other tracking systems, and portable virtual fence
High molecular weight polyol mixtures
Apparatus and method for heating a paved surface with microwaves
Methods and devices for grouping cells
Iron self-clean valve assembly
Method and apparatus for creating a secure embedded I/O processor for a remote server management controller
IC chip, antenna, and manufacturing method of the IC chip and the antenna
Wireless pick-and-pack system
Method and apparatus for manufacturing ribbon roll