Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Nuclear fission reactor, a vented nuclear fission fuel module, methods therefor and a vented nuclear fission fuel module system
Integrated advance copper fuse combined with ESD/over-voltage/reverse polarity protection
O-space imaging: highly efficient parallel imaging using complementary nonlinear encoding gradient fields and receive coil geometries
Low cost mesh network capability
Antimicrobial flush solutions
Thermoplastic resin composition
  Randomly Featured Patents
Support system for auxiliary power unit
Scanning optical delay device having a helicoid reflecting mirror
Elastomeric weather seal flashing and method of manufacture
Coating apparatus having a partitioned coating chamber
Process for making a replaceable socket for a ball and socket bearing and the replacement socket made thereby
Cover device for jet pumps installed in nuclear power plant vessels
Single serving brewing packet and method of making same
Barrier films having vapor coated EVOH surfaces
Methods, systems, and computer program products for providing presence gateway functionality in a telecommunications network
Meadowfoam amine oxides