Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
Electronic device assemblies
Computer-implemented method of constructing a stock index using index rotation
Organic electroluminescent element
Method and system for delivering and executing virtual container on logical partition of target computing device
Substituted thiophene pentamers
Methods for forming patterned structures
  Randomly Featured Patents
Method and system for automatic conference call session migration
Interference mitigation in a wireless communication system
Potassium fluoride removal from potassium chloride
Digital actuator control and method
Digital signal processing optical transmitter
System for feeding molten metal stream to continuous strand caster
Method of construction of a vault, bearing piece and half-shell for construction of the vault
Papermaking process with improved retention and drainage
Solvent resin emulsion gloss coating composition