Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Security access protection for user data stored in a cloud computing facility
Encoder that optically detects positional information of a moving body from different optical paths lengths
Encoding digital content based on models for predicting similarity between exemplars
Dynamically reconfigurable systolic array accelorators
Format for providing traffic information and a method and apparatus for using the format
Cell transport system comprising a homogeneous mixture of agarose and agarase
Rechargeable battery
  Randomly Featured Patents
Absorbent paper for liquid sampling and impregnated paper calibrators and controls
Slow cooker
Method and apparatus for the capturing and characterization of high-speed digital information
Composite material with carbon reinforcing fibers and its production process
Electrosurgical tool with suction and cautery
Apparatus for controlling microprogram jumps in a microprogrammable electronic computer
Woody synthetic resin compositions
Symmetric magnetic tunnel device
Chrysanthemum plant named Sunny Cherie
One row wavelet sensor layout for resistivity imaging