Resources Contact Us Home
Method of manufacturing a memory device

Image Number 17 for United States Patent #8129242.

A method of manufacturing a flash memory device having an enhanced gate coupling ratio includes steps of forming a first semiconductor layer on a substrate and forming a semiconductor spacer layer on top of the first semiconductor layer. The semiconductor spacer layer includes a plurality of recesses. The method provides a semiconductor spacer structure which functions to increase the contact area between a floating gate and a control gate of the flash memory device.

  Recently Added Patents
Method for etched cavity devices
Thermochromic microparticles, dispersions thereof, and manufacturing method thereof, as well as light-modulating coatings, light-modulating films and light-modulating inks
Baseball player stationery tab
Pet carrier
Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region
Elastic polypropylene-based film compositions
Capacitance sensing
  Randomly Featured Patents
Integrated interference cancellation system architecture with distortion correction
Metal contact structure in semiconductor device, and a method of forming the same
Inking apparatus for a wire matrix printer
Testing apparatus and method for preventing a disk unit from being damaged
Ball bearing assembly
Demand and dilution mask regulator and method of regulating additional oxygen in the mask regulator
Illumination system for vanity or the like
Supine cycling exercise machine with a user repositionable crankarm and method of use
Heat-developable photosensitive materials
Heat exchanger header tube and method of making