Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Highly detectable pilot structure
Polar nematic compounds
Content reproduction apparatus and content processing method therefor
Oscillator circuit which compensates for external voltage supply, temperature and process
Image forming apparatus, control method of image forming apparatus, and storage medium
Formulations, their use as or for producing dishwashing detergents and their production
Systems and methods for economic retirement analysis
  Randomly Featured Patents
Smartcard with protected memory access
Computer-based product planning system
Data logger
Direct current machine monitoring system and method
Production method of plasma display panel suitable for minute cell structure, the plasma panel, and apparatus for displaying the plasma display panel
Molecular recognition type chemical CCD
Close loop method for measuring head SNR and media SNR
Dishware having a liquid-filled rim and eating implements
Rivet setting tool for setting blind rivets
Multi-core multi-thread processor crossbar architecture