Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Secure access to customer log data in a multi-tenant environment
Fixing apparatus
Error scanning in flash memory
Stand for food service
Nucleic acid sequences encoding strictosidine synthase proteins
Handheld electronic communication device having sliding display
Systems and/or methods for determining item serial number structure and intelligence
  Randomly Featured Patents
Organo tin compounds useful as catalysts in the polycondensation of organosilicon compounds
Silicon membrane micro-scale
Portable game assembly
Board game
Corrosion resistant steel sheets improved in corrosion resistance and other characteristics
Display device and method in digital TV
Digital video compression command priority
Expandable sheath for delivering instruments and agents into a body lumen and methods for use
Two-tube muffler and method of manufacture
Packaging container