Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Press nut
Pre-primed roofing membrane
Sheet coil type resolver
Digital photographing apparatus, method of controlling the same, and recording medium for the method
Hot-press cushion material and manufacturing method of the same
Methods and apparatus for determining a phase error in signals
Preferential selection of candidates for delta compression
  Randomly Featured Patents
Anti-knocking control in internal combustion engine
SiAlON containing ytterbium and method of making
Nozzle reposition device used in a resist coating process
Cooler chest insulative blanket
Substrate transfer apparatus
Method for recovering binder resin from ink ribbon, method for recovering dye from ink ribbon, apparatus for recovering ink according to said method, and method for producing recycled ink
Multi-purpose exercise bench system
Vehicle floor mat
Pharmaceutical uses and synthesis of diketopiperazines
Magnetic unlatching and addressing of a gyricon display