Resources Contact Us Home
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode

Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.

  Recently Added Patents
Passive millimeter wave differential interference contrast polarimetry
Systems, computer programs, and methods for controlling costs of a healthcare practice
Generating and modifying textual code interfaces from graphical programs
Plants and seeds of hybrid corn variety CH514730
Light-source control device, light-source control method, image reading device, and image forming apparatus
Modular utility rack
Pyrrolidine derivatives, pharmaceutical compositions containing the same, and methods of using the same
  Randomly Featured Patents
Ultrasonic surgical blade having transverse and longitudinal vibration
1-Benzoyl-3-(arylpyridyl)urea compounds
Distributed processing framework system
Forgery-preventing film
Side mirror for a vehicle
Belt weighing machines
Methods and apparatus for communicating data via a cellular mobile radiotelephone system
.alpha., .omega.-polymethacrylate dicarboxylic acids, their synthesis and use as dicarboxylic acid components for the synthesis or modification of polyesters, polyurethanes or polyepoxides
Mold structure for package fabrication
Rotor blade with a rotary spoiler