Resources Contact Us Home
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode

Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.

  Recently Added Patents
Process for the production of alcohol
Bullet lens design for the dasal seeker
Sample holder and method for treating sample material
Oxide material, electrophotographic photoreceptor, process cartridge, and image forming device
System, method and program recording medium for supply capacity estimation
Churn prediction and management system
Apparatus and method for foreground detection
  Randomly Featured Patents
Video camera modular accessory apparatus
Ionization analyzing air pollution, smoke and fire alarm device
Methods of exfoliating the skin with electricity
Snow treatment apparatus for grooming skiing slopes, trails or the like and a method of operating same
USB compatible apparatus for connecting between optical USB device and electrical USB device
Boat steering device utilizing hydrodynamic servo
Suspension tent
Caching dynamically compiled code to storage
Tabletop ball game and equipment
Method for freeze-drying nucleic acid/block copolymer/cationic surfactant complexes