Resources Contact Us Home
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode

Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.

  Recently Added Patents
Trash bag retention device
Method for correcting integrating cavity effect for calibration and/or characterization targets
Power transmission control device for vehicle
Method and system for coordinating client and host security modules
Communication apparatus and communication system
Biaxially oriented hydrolysis-stable polyester film comprising epoxidized fatty acid derivatives and a chain extender, and process for production thereof and use thereof
  Randomly Featured Patents
Detecting ventricular noise artifacts in an active implantable medical device for pacing, resynchronization and/or defibrillation of the heart
Double layer rolling-up of condoms
Arrangement for coupling of a driver to a coupling site of the ossicular chain
Precision fastener assembly having a pre-compressed captive spring
5-[Phenylsulfonyl(or sulfinyl)]thiophene-2-sulfonamides for the topical treatment of elevated intraocular pressure
Event handler for context-switchable and non-context-switchable processing tasks
Method of fabricating a self aligned contact for a capacitor over bitline, (COB), memory cell
Footwear sole
Method and apparatus for secure internet protocol (IPSEC) offloading with integrated host protocol stack management
Three dimensional battery