Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Method for producing an adhesive fastening element made of plastic
For a given cell in a spreadsheet, evaluating an unlimited number of conditional formatting rules and applying multiple corresponding formats to the cell
Case for electronic device
Apparatus and method for foreground detection
Process for preparing red cocoa ingredients, red chocolate, and food products
High-performance AHCI interface
5-lipoxygenase-activating protein (FLAP) inhibitors
  Randomly Featured Patents
Producing phosphorus oxyhalide
Speed converter
Precision optical pulse train generator
Clamp for connecting the poles of a battery
Mechanical link press
Apparatus and a method for estimating the friction coefficient of a road surface and controlling a driving condition of a vehicle in accordance with the estimated friction coefficient
Federated digital rights management scheme including trusted systems
Device and method for transferring a multiphase type effluent in a single pipe
Self-contained memory apparatus having diverse types of memory and distributed control
System and method for interfacing a radiology information system to a central dictation system