Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Integrated emergency medical database system
Image quality assessment
Remote controller
Probe for ultrasound diagnostic apparatus
Wristwatch
Bias voltage generating circuit and switching power supply thereof
Device and method for superimposing patterns on images in real time, particularly for guidance by location
  Randomly Featured Patents
Treatment of renal cell carcinoma
Housing for a computing device
Methods and apparatus for forming a film on a substrate
Spiral mass launcher
Identifying alternative products
System and method for analyzing a medical image
Explosive gunnery target apparatus
Method for processing calls in a call center with automatic answering
Multi-stage sensor for an auto-darkening lens for use in welding and method
Floating-type offshore structure