Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Dental fillers including a phosphorus containing surface treatment, and compositions and methods thereof
Method for inhibiting thermal run-away
Digital media content distribution
Estimating stack distances
Simultaneous enhancement of transmission loss and absorption coefficient using activated cavities
Display screen with transitional icon
Toilet
  Randomly Featured Patents
External condition control device based on measurement of brain functions
Accessory fence
Methods for stud bump formation and apparatus for performing the same
Method and system to manufacture stacked chip devices
Steering damper device for two-wheeled vehicle
Moraxella catarrhalis BASB034 polypeptides and uses thereof
System and method for batch tuning intelligent devices
Process for gold and silver recovery from a sulphide concentrate
Short fiber-reinforced rubber composition and pneumatic radial tire using the same
Image forming system and image forming apparatus