Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Method and apparatus for providing contention-based resource zones in a wireless network
Block copolymer nanoparticle compositions
Submersible remote smoke sensor
Adhesive structure of optical device, adhesion method, and optical pickup device
Isothermal amplification of DNA
Resistor and manufacturing method thereof
Data modulation for groups of memory cells
  Randomly Featured Patents
Pet bed
Remotely operated illumination device
Method and apparatus for controlling scanning velocity and amount of light for forming color image
Shift register
Fender for personal watercraft
Negative electrode member for lithium battery and process for producing the same
Method and apparatus for trimming current limit and frequency to maintain a constant maximum power
Method and apparatus for mounting a barrier operator
Microfluidic device with microstructure, and sensing system and method using same
Methods and apparatus for mixing fluid in turbine engines