Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
High conductive water-based silver ink
Pharmaceutical treatment process using chitosan or derivative thereof
Digital processing method and system for determination of optical flow
Digital camera dock having movable guide pins
Method for transitioning between Ziegler-Natta and metallocene catalysts in a bulk loop reactor for the production of polypropylene
Sensor system
Distortion estimation for quantized data
  Randomly Featured Patents
Combined moulded rotary knob and nut
Iodine/iodide-containing hot melt coatable adhesive, methods and uses therefor
Powder coating booth
Food warming or cooling package thermometer assembly
Talking depth sounder
Transmission and/or recording of digital signals
Thermal transfer recording material
Self-blocking safety device
Process monitoring device for sample processing apparatus and control method of sample processing apparatus
Gas phase synthesis of bis(trifluoromethyl) disulfide