Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Determination and presentation of package pricing offers in response to customer interest in a product
Defect inspection method and device therefor
Wafer level package and fabrication method
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
Local call local switching at handover
Method of estimating remaining constant current/constant voltage charging time
  Randomly Featured Patents
Module level scan testing
Contextual search of a collaborative environment
Method for producing sugar-added margarine
High-speed chip-to-chip communication interface
Returning assembly of spanner
Air conditioning apparatus
Semiconductor memory device having improved column selection lines and method of driving the same
Paper supply tray status in electronic printers
Equipment control apparatus having means to communicate with a centralized control apparatus
Method of making high-density, high-purity tungsten sputter targets