Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
High performance data transport system and method
Video reproducing apparatus and video reproducing method
Adding value to a rendered document
Use of Lactobacillus for liver protection
Cooking tray
Commissioning incoming packet switched connections
Compositions of PD-1 antagonists and methods of use
  Randomly Featured Patents
Apparatus for cutting grass and the like
Treating bacteria with electric fields
Protective helmet
Gold and gold alloy deposition
Biosensor support
Flashlight housing with multiple surface angles for directing light
Flexible connector
System for electronic editing of tape
Attracting plate of an electrostatic chuck for semiconductor manufacturing
Device for cyclically lifting and lowering a lifting sucker in a feeder of a sheet-processing machine