Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Identification of biomarkers in biological samples and methods of using same
Color stable manganese-doped phosphors
Touch-sensitive device and communication device
Secure data entry device
Press nut
Mobile interactive kiosk method
Dynamic facsimile transcoding in a unified messaging platform
  Randomly Featured Patents
Speed dependent control for dual air spring configuration
Magneto-optical disk
Methods, systems and/or apparatus relating to seals for turbine engines
Blow molded container and method for producing the same
Baseball themed table
Implant guide arrangement
Model-based coordinated air-fuel control for a gas turbine
Self-aligning structures and method for integrated chips
Magnetically controlled optical switch and optical attenuator
Steam turbine expansion joint with probe for monitoring molten caustics