Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Extracted conjunct polymer naphtha
Casing
Adaptive spotbeam broadcasting, systems, methods and devices for high bandwidth content distribution over satellite
Name-search system and method
Determination of properties of an electrical device
Secure web accessed box
Telecommunication and multimedia management method and apparatus
  Randomly Featured Patents
Band cable capable of easily being bound and released
Sliding bearing and seal
Chemically inducible promoter of a cucumber chitinase/lysozyme gene
Storage tank for cryogenic liquefied gas
Drum brake having a vibration damping member
Hot melt adhesive composition
Assembled crankshaft
Airline seat parachute
Calipers arranged for remote reading
Input buffer controller using back-pressure signals in ATM switches and a method for determining the logical queue size