Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Nucleic acid-based tests for prenatal gender determination
Methods and systems for determining the reliability of transaction
Light powered hearing aid
Integrated analyses of breast and colorectal cancers
Electronic currency, electronic wallet therefor and electronic payment systems employing them
Screen
Image decolorizing device
  Randomly Featured Patents
Process for extruding plastomeric or elastomeric material on filaments
Deep resistivity transient method for MWD applications using asymptotic filtering
Compositions for inducing immune responses
Method for continuous agglomeration of an absorbent resin powder and apparatus therefor
Inflatable air foil
Electrically operated vehicle drive controller, electrically operated vehicle drive control method and its program
Footwear insole
System and method for shared sensing MRAM
Dynamic graphical system configuration utility
Fluid property detection system