Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Image forming apparatus
Inductance element
Scanning transmission electron microscope and axial adjustment method thereof
Requirements model comparative analysis method for effort estimation in customizing a network monitoring and control system
Method and apparatus for monitoring for a radio link failure
Method of forming wafer level mold using glass fiber and wafer structure formed by the same
Managing and collaborating with digital content
  Randomly Featured Patents
Centerless grinder
Compositions comprising polynucleotides encoding human fibroblast growth factor receptor and uses thereof
RNA polymerase transcription factor
Control system for a glow plug of an internal combustion engine
Method and apparatus for sharing data in video conference system
Liquid container and method for manufacturing the same
Organic EL element and organic EL display
Metallic flat gasket
Natural cocoa aroma/flavor compositions and methods for preparing same
Performance measurement and service quality monitoring server using a command line interface