Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Multi-antenna relay station with two-way channel
System for providing offers using a billing statement
Method of treating scoliosis using a biological implant
Transmitter apparatus
Hydraulic circuit for a power transmission device
Enterprise hierarchy
Systems and methods for enhanced SQL indices for duplicate row entries
  Randomly Featured Patents
Virtual hardware system with universal ports using FPGA
Ophthalmologic examination and/or treatment apparatus including illuminator and magnifier assembly
Microbiological test tray carrier
Scanning heads for transparencies
Sampling rate converting system and filtering method
Footwear having compacted portion and design
Automatic avalanche photodiode bias setting system based on unity-gain noise measurement
Numeric control lathe and method for controlling the same
Steel tooth disk with hardfacing
Processing and forwarding of message-signaled interrupts