Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Audiovisual multi-room support
Vehicle drive control system
Control method and allocation structure for flash memory device
Method and apparatus to maintain welding current to compensate for deterioration of welding contact tip
Architectural panel with bamboo rings heavy density embossed surface
Liposomal nanoparticles and other formulations of fenretinide for use in therapy and drug delivery
For a given cell in a spreadsheet, evaluating an unlimited number of conditional formatting rules and applying multiple corresponding formats to the cell
  Randomly Featured Patents
Adaptive USB mass storage devices that reduce power consumption
Mobile radio access network, mobility control unit, method for charging in a mobile radio access network, and program
Gas-blast switch
Activated carbon treated by carbon dioxide for the stabilization of treated water pH and the control of aluminum in the treated water
Three panel reflector
System and method for using normalized gray scale pattern find
AV player
Apparatus and method for analysis of continuous process lines
Organic light emitting display device and manufacturing method for the same
Binary voltage regulator