Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Method and apparatus for modeling computer program behaviour for behavioural detection of malicious program
Constant low-flow air source control system and method
Method and apparatus for performing real time anomaly detection
Method for using a super-slippery thin layer characterized by the method for making same
Color variation control process for molding plastic and composite multi-color articles
Video editing apparatus
Triazine ring-containing polymer and film-forming composition comprising same
  Randomly Featured Patents
Dynamic viscoelasticity measurement apparatus with output signal offset correction
Method for producing silicon substrate for solar cells
Delivering data from device management services to devices using bulletin system
Fault indicator having liquid crystal status display
Vibrating membrane fluid circulator
Forward-looking radar system, module, and method for generating and/or presenting airport surface traffic information
Stool
Disk labeling device
Lighting fixture support
Wheel or wheel cover