Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Multi-protocol data transfers
Methods of saccharification of polysaccharides in plants
Method of manufacturing nitride semiconductor and nitride semiconductor element
Campanula plant named `PKMM03`
Benzimidazole inhibition of biofilm formation
Circuit design approximation
Triazine ring-containing polymer and film-forming composition comprising same
  Randomly Featured Patents
DNA biosensor and methods for making and using the same
Drinking water dispenser particularly for poultry
Real image mode variable magnification finder optical system
Ram pump flowmeter
Dynamically updated quick searches and strategies
Method for manufacturing a junction field effect transisor
Process for charging a latent heat storage device with a salt hydrate composition
Electrophotographic charging member
Image forming apparatus
Particle beam irradiation system