Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Method of producing probabilities of being a template shape
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Soybean variety XB51J12
Apparatus and methods for providing efficient space-time structures for preambles, pilots and data for multi-input, multi-output communications systems
Automatic misalignment balancing scheme for multi-patterning technology
Herbal composition for the treatment of wound healing, a regenerative medicine
TRPM8 antagonists and their use in treatments
  Randomly Featured Patents
Self-aligning clutch release bearing assembly with lubrication reservoir
Cable entry device for easy installation
Use of 1-[4-(5-cyanoindol-3-yl)butyl]-4-(2-carbamoyl-benzofuran-5-yl)-pipe- razine and its physiologically acceptable salts
Dialysis cassettes and related systems and methods
Pen cap and clip
Testing method detecting localized failure on a semiconductor wafer
Method for resynchronization of a mobile radio receiver in the event of a changeover between two different modulation methods
Electric damper
Polishing apparatus
Fixing device and image forming apparatus including same