Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Projection-type video-image display apparatus
Deposition apparatus and method for manufacturing organic light emitting diode display using the same
Dental fillers including a phosphorus containing surface treatment, and compositions and methods thereof
Image output method and device, and image display
Thwarting keyloggers using proxies
Systems and methods for controlling phasing of advancing substrates in absorbent article converting lines
Computerized information and display methods
  Randomly Featured Patents
Video game joystick holder
Method for fabricating ferroelectric thin film
Tolan derivatives, liquid crystal compositions including same, liquid crystal display devices including the compositions and method of preparation
Buffer data control circuit and method in image compression system using wavelet system using wavelet transform
Display device for sheet material
Standing foldable stroller
Watercraft deck seating
Shoe sole
Open circuit alarm
Lamp for a bicycle