Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Network traffic demotion
Tandem electric machine arrangement
Multiple CQI feedback for cellular networks
Apparatus for focus beam analysis of high power lasers
Summarization of short comments
Antibodies to OX-2/CD200 and uses thereof
Asynchronous task execution
  Randomly Featured Patents
Process for the dissolution of copper metal
Scissors-action tool with adjustable opening angle
Frame support apparatus and coupling device for use with an ambulatory system and method of fabrication thereof
Room temperature vulcanizable organopolysiloxane composition
Disposal processing system and disposal processing apparatus
Armrest support
Air bag device for a passenger
Scanning exposure method and apparatus
Universal valve, hose and nozzle assembly for use with a personal watercraft
Methods for automatically entering carrier or cost center information in a mail-shipping system