Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Electric power supply system and electric power supply system for motor vehicle
System for and method of remotely auditing inventoried assets
Optical cable plug-in detection
Method for etched cavity devices
Rose plant named `Esm R068`
Cathode material for lithium ion secondary battery and lithium ion secondary battery using it
Flash drive
  Randomly Featured Patents
Digital music player
Method of using a plurality of subscriber types in managing a message queue of a database management system
Method, apparatus and system for remote management of mobile devices
Power train system for a vehicle and method for operating same
Antiarrhythmic peptides
Apparatus, and associated method, for communicating data at selected levels of diversity in a radio communication system
Resilient sealing ring
Method for time delaying a signal and corresponding delay circuit
N-{2-chloro-4-[(6,7-dimethoxy-4-quinolyl)oxy]phenyl}-n'-(5-methyl-3-isoxaz- olyl)urea salt in crystalline form
Right angled dental hand piece