Resources Contact Us Home
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode

Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.

  Recently Added Patents
Electrical terminal
Liquid crystal display device and driving method thereof
Secure provisioning of a portable device using a representation of a key
Multi-domain dynamic group virtual private networks
Fuel basket spacer, apparatus and method using the same for storing high level radioactive waste
Voltage regulator with improved voltage regulator response and reduced voltage drop
  Randomly Featured Patents
Network node and method of routing messages in an IP-based signaling network
Multi-piece composite hub assembly for a bicycle
Method and device for testing content addressable memory circuit and content addressable memory circuit with redundancy function
Intermediate frequency amplifier circuit for use in receive and transmit modes
Antenna module and electronic device using the same
Stream generation method, broadcast receiving apparatus, and display method
Nasal and oral air passageway delivery management apparatus
Configuring browser policy settings on client computing devices
Magnetic vibration motor for portable terminal with improved yoke attachment
Patient gown