Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Memory component and memory device
Optimized control of an energy supplying system and an energy consuming system
Image processing apparatus, image forming system, and computer-readable storage medium
Sensor chip, sensor cartridge, and analysis apparatus
Parallel power inverter motor drive system
Electrical conduit containing a fire-resisting thermoplastic composition
System and method of supplying an electrical system with direct current
  Randomly Featured Patents
MEMS device using an actuator
Motor frame
Process for the production of di- and polyamines of the diphenylmethane series
Estimated torque calculation device of internal combustion engine and method thereof
Foreign substance inspecting apparatus
Pichia methanolica secretory signal
Recording ink onto print media
Toy gun with multiple discharge ports
Method and apparatus for leak-proof mounting of a liquid cooling device on an integrated circuit
Semiconductor integrated circuit