Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
High-performance AHCI interface
Projector
Mono-body defibrillation probe
Cosmetic product including vegetable oil blend
Light emitting device power supply circuit, and light emitting device driver circuit and control method thereof
Selecting modulation and coding scheme in the presence of interference
System and method for computational unification of heterogeneous implicit and explicit processing elements
  Randomly Featured Patents
Photographic printing apparatus
Wavelength to optical power converter and method for converting wavelength into optical power
Subscriber loop current regulator
Replacement policy for resource container
Refrigeration type water desalinisation units
Method of and apparatus for casting metal using carbon dioxide to form gas shield
Screening apparatus
Immunoaffinity purification methods using single polypeptide chain binding molecules
Method and apparatus for manufacturing profiled glass tubing
Ergometric stationary equipment suitable for training, diagnostic or rehabilitation purposes