Resources Contact Us Home
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode

Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.

  Recently Added Patents
Methods and compositions related to glucocorticoid receptor antagonists and breast cancer
Adaptive non-positive inductor current detector (ANPICD)
Compact bus bar assembly, switching device and power distribution system
Motor device and method of manufacturing the same
Potentiometric-sensor chip, potentiometric assay, and assay kit
Combination of the application of antibodies for immunostimulation together with glucocorticoids
Combination therapy to enhance NK cell mediated cytotoxicity
  Randomly Featured Patents
Method and continuous casting ingot mold for shaping continuous castings
Golf club head
Method for driving solid-state imaging device and imaging apparatus
Metal ornamentation and method of welding
Indirect light fixture
Dianella revoluta plant named `DTN03`
Method for selective thermal treatment
Sputtering apparatus
Apparatus and method for measuring changes in conditions in coagulating liquids
Method and system for visualizing weblog social network communities