Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Method and apparatus for using virtual machine technology for managing parallel communicating applications
Method and apparatus for decoding/encoding a video signal with inter-view reference picture list construction
Selecting from a plural of energy saving modes
Fuel cell stack including ejector and blower for anode recirculation and method for controlling the same
Systems and methods for providing a video playlist
Level shifter and method of using the same
Post-processing including median filtering of noise suppression gains
  Randomly Featured Patents
Implantable biodegradable wound closure device and method
Bottle
Sheet feeder and diverter apparatus
Cleaning agent composition, method for cleaning and use thereof
Video tape recorder
Kneepad
Method and apparatus for transmitting encoded information based upon piority data in the encoded information
Method for producing light transmitting plate
Mini triangular pouch with large spout
Instant sawhorse