Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for creating tensile strain by applying stress memorization techniques at close proximity to the gate electrode










Image Number 5 for United States Patent #8129236.

After forming the outer drain and source regions of an N-channel transistor, the spacer structure may be removed on the basis of an appropriately designed etch stop layer so that a rigid material layer may be positioned more closely to the gate electrode, thereby enhancing the overall strain-inducing mechanism during a subsequent anneal process in the presence of the material layer and providing an enhanced stress memorization technique (SMT). In some illustrative embodiments, a selective SMT approach may be provided.








 
 
  Recently Added Patents
Methods and apparatuses for managing resources within a virtual room
Mold manufacturing method and electrode structure for use therein
Water-resistant speaker
Measurement systems and methods
Method and apparatus for providing comb text field inputs on a mobile device
Measuring of earth fault current
Crosstalk suppression in wireless testing of semiconductor devices
  Randomly Featured Patents
Storage system and control method thereof for uniformly managing the operation authority of a disk array system
Substituted cyclopentene derivatives and method for preparing the same
Reaction method utilizing diaphram type catalyst and apparatus therefor
Folded honeycomb structure consisting of corrugated paperboard and method and device for producing the same
Roman shades
Digital circuit for differential receiver for direct sequence spread spectrum signals
Secretion of hirudin derivatives
9-Deoxy-5,9.alpha.-epoxy-4,5-cis-17,18-tetradehydro-PGF.sub.1, amides
Therapeutic treatment methods
Diaminopyrazole derivatives and their use for oxidation dyeing of keratinous fibres