Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Developing blade and its manufacturing method










Image Number 2 for United States Patent #8129014.

A developing blade (11) comprises a blade member (14) located along one side edge of a support member (12) and having a surface shape defined by a maximum height roughness Ry of 0.35 to 4.5 .mu.m and a length ratio under load tp (at a 30% cut level) of 15% or less. Such a developing blade is manufactured by bringing a top mold (2) having a mold surface (2A) with a cavity (4) formed for the formation of a blade member and a gate (6) in communication with the cavity (4) in alignment with a bottom mold (3) having a flat mold surface (3A) such that at least a part of the support member (12) is positioned in the cavity (4), clamping together both the top and bottom molds, and pouring a molding material from the gate (6) to fill in the cavity (4).








 
 
  Recently Added Patents
System and method for oscillator frequency control
Inhibitors of human immunodeficiency virus replication
System and method for updating firmware
Memory device program window adjustment
Apparatus and method for information processing, program, and recording medium
Pattern identification apparatus, control method and program thereof
Apparatus and method of managing radio bearer in wireless communication system
  Randomly Featured Patents
Process for the recovery of carbon monoxide from a purge gas containing at least carbon monoxide, nitrogen and hydrogen
Method and apparatus for measuring distance between an aircraft and a ground station
Method of forming structures with buried regions in a semiconductor device
Positioning apparatus and method
Memory module assembly including a clamp for mounting heat sinks thereon
Microorganism which produces L-amino acid and method for producing L-amino acid using the same
Gyroscopic steering tool using only a two-axis rate gyroscope and deriving the missing third axis
Nitinol horseshoes
Modular solar panel mounting system
Semiconductor memory with vertical memory transistors in a cell array arrangement with 1-2F.sup.2 cells