Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Use of natural query events to improve online advertising campaigns
Curable inks comprising surfactant-coated magnetic nanoparticles
Battery pouch sheet edge insulation
Arcuate motion control in electrostatic actuators
Diazeniumdiolated phosphorylcholine polymers for nitric oxide release
Method and apparatus for generating images using a color field sequential display
Photoacoustic joulemeter utilizing beam deflection technique
  Randomly Featured Patents
Image capturing device with waterproofing
Method of making a polyurethane foam having improved flame retardance and aged k-factors
Wire bonder
Hash-based resource matching
Mixing system for an active agent delivery device
Dual branch receiver with wobbled oscillator for distortion reduction
Method and apparatus for reducing cache thrashing
Apparatus for slowing down products in rotary printing machines
Hydraulic control assembly for actuating a hydraulically controllable downhole device and method for use of same
System for fabricating corrugated board