Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Lipoprotein analysis by differential charged-particle mobility
Method for fabricating solar cell
Method and system for monitoring service quality in a mobile node
Rate controlled first in first out (FIFO) queues for clock domain crossing
Vapor phase decarbonylation process
Electrical converter with variable capacitor
Terminal and method of controlling the same
  Randomly Featured Patents
Touch control apparatus of electronic musical instrument
Heater
Methods of forming capacitors
Sterilization rack for medical instruments
Single-lens reflex camera
Method and computing system for distributed stream data processing using plural of computers
Method for briquetting metal chips and briquetting press
Fuel cell power generation apparatus, fuel cartridge, and fuel cell system using the same
Method for integrating pre-fabricated chip structures into functional electronic systems
Method of resolving overlaps in data transmission and user equipment therefor