Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Systems, methods and apparatus for payment processing
Compact multi-functional scanning apparatus with retractable flatbed scanner
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Fixing device, fixing device control method, and image forming apparatus
Projection-type video-image display apparatus
Schottky diode and method of manufacture
Method for fabrication of a semiconductor device and structure
  Randomly Featured Patents
Single point mooring regasification tower
Insulating enclosure for lithium batteries
Liquid droplet ejecting apparatus
Methods and constructs for protein expression
Responding to change in a data communication network system
Furnace
Process for production of piperidine derivatives
Bar code reading apparatus
Low-profile multi-pole conductive film transformer
Streaming media search and continuous playback of multiple media resources located on a network