Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Can seam inspection
Instrumenting configuration and system settings
Systems and methods for providing television signals using a network interface device
Potentiometric-sensor chip, potentiometric assay, and assay kit
Pear tree named `PremP109`
System and method for terminating communication sessions with roaming mobile devices
Metal-doped oxide, method of preparing the same, and solid oxide electrolyte using the metal-doped oxide
  Randomly Featured Patents
Circuit for scan conversion of picture signal using motion compensation
Conduit bending level
Planet gear speed reducer
Advanced glidehead sensor for small slider
Method and apparatus for managing bandwidth requirements for video on demand services
Method and apparatus for grouping points-of-interest according to area names
Method for preparation of aqueous emulsion using interfacially active organic compound as emulsifying agent
Disk shaped fishing line bobber
Method and apparatus for reducing spread spectrum noise
Shaving organizer