Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Music composition automation including song structure
Methods of isolating bipotent hepatic progenitor cells
Fluid conduit with PTC fabric heating
Flavonoid dimers and methods of making and using such
Methods for measuring media performance associated with adjacent track interference
Method of fabricating crystal unit, crystal unit fabrication mask, and crystal unit package
Listing recommendation using generation of a user-specific query in a network-based commerce system
  Randomly Featured Patents
Open reel type tape recorder deck
Webbing driving apparatus
Level indicator for a liquid in a container
Methods for forming and developing an image
Slitter knife arrangement
Record locator service
System for applying a yawing control moment by setting brake valve opening and closing times
Thermal dye transfer sheet
Process for production of carbon artifact feedstocks
Customizable parameter user interface