Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Phase-amplitude 3-D stereo encoder and decoder
Femtocell one-to-many packet delivery
Document layout method
Single check memory devices and methods
Wide bandwidth hybrid antenna for combination EAS and RFID label or tag
Cover panel for frame based door lock
Modular sport center
  Randomly Featured Patents
Surface configuration of a vehicle body and/or toy
Fine grained cache allocation
Axle suspension system
Recliner frame convertible to sofa bed with locking connection between seat frame and back frame
Agent for providing meaty flavor in foods
Cell phones with optical capabilities, and related applications
Syringe assembly
Instrumentation and control circuit having multiple, dissimilar sources for supplying warnings, indications, and controls and an integrated cabin pressure control system valve incorporating th
Fashion and hairstyle doll play set
Skid preventer for vehicle tires