Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Process for preparing higher hydridosilanes
Delay lines, amplifier systems, transconductance compensating systems and methods of compensating
Systems and methods for generating customized user interfaces
Semiconductor device, integrated circuit and method of manufacturing an integrated circuit
Method and apparatus for using virtual machine technology for managing parallel communicating applications
Structure of circuit board and method for fabricating the same
System and method for redundant array copy removal in a pointer-free language
  Randomly Featured Patents
Digital protractor
Nectar feeder
Inactivation of viruses in labile blood derivatives
Path-based restoration mesh networks
Radiation-sensitive composition
Pattern manufacturing equipments, organic thin-film transistors and manufacturing methods for organic thin-film transistor
Vehicle sunshade
Stirring apparatus
Camshaft bench tester
Methods, systems and computer program products for ride matching based on current location information