Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Vacuum cleaner filter adapter ring
Multi-touch recognition resistive touch screen for recognizing multi-touch coordinates through capacitor charging time
Flow cytometer method and apparatus
Intelligent sensor network
Surface acoustic wave resonator for down-hole applications
System and method for infrared dongle
Immunotherapy in cancer treatment
  Randomly Featured Patents
Optimized pad design for slider and method for making the same
Self-contained breathing apparatus
Exercise bicycle
Interleukin-8 as an antiviral and antitumor agent
Syringe assembly
Highly scalable FLASH EEPROM cell
Roller spacing apparatus and image forming device having the same
Piezoelectric ultracapacitor
Method to differentially control LC voltage-controlled oscillators
Method and electrode for forming passages in workpieces