Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Air scent dispenser
Method and apparatus for managing network traffic
Resin composition and molded article
Disc shaped high density recording medium
Arbitration for memory device with commands
Electronic component, a semiconductor wafer and a method for producing an electronic component
Method for transmitting an electronic short message to multiple receivers
  Randomly Featured Patents
Message broadcasting control system and method
Process for preparing ketones, in particular macrocyclic ketones
Systems and methods for grouped request execution
Chemiluminescent device
Coating installation and associated operating procedure
Temperature sensing circuit
System, method, and computer program product for blending textures during rendering of a computer generated image using a single texture as a mask
Semiconductor wafer transport pod equipped with cover latch indicator
Jagged-edge killer circuit for three-dimensional display
Dental post and wrench therefor and method of restoring bulk to a tooth root therewith