Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
360-degree angle decoder
Cis-alkoxy-substituted spirocyclic 1-H-pyrrolidine-2,4-dione derivatives
Dental composition, kit of parts and use thereof
Electronic system with vertical intermetallic compound
Image processor
Memory device and self interleaving method thereof
Identifying a characteristic of an individual utilizing facial recognition and providing a display for the individual
  Randomly Featured Patents
Apparatus and method of managing storage space through time-variant consumption estimation
Wall thickness measuring device with calibration device
Abrasive body
Reversible folder and round trip mailer box
Chair-type massaging apparatus, cover for massaging apparatus, cover for leg rest, and massaging apparatus
Adjustable sun visor
Function generators of time-dependent variable type
Web cutting apparatus for use in a papermaking machine
Toy wheel
Contrast control for a backlit LCD