Resources Contact Us Home
Electrolytic depositon and via filling in coreless substrate processing

Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.

  Recently Added Patents
Systems and methods for generating a user profile based customized media guide with user-generated content and non-user-generated content
Method for programming non-volatile memory device and apparatuses performing the method
Method and apparatus for providing spin-home function for mobile communication terminal
Verbena plant named `Duempsopicha`
Geo-coding images
Audiovisual multi-room support
  Randomly Featured Patents
Elastic connector
Method for detecting molecules in a liquid medium
Cleaning process and composition using fluorocompounds
Packaged film dosage unit containing a complexate
Reducing the size of a document image
Single-pass and order-independent transparency in computer graphics using constant memory
Adjusting element and ejector device
Method of determining maximum service brake reduction
Three dimensional imaging apparatus, camera, and microscope using discrete shutter control to produce parallax for obtaining three dimensional images
Method for concentrating airborne particles and microorganisms by their injection into a swirling air flow