Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Limit switch
Printer driver, storage medium, and information processing apparatus
Deterministic management of dynamic thermal response of processors
Cationic amphiphiles with mannose-mimicking head-groups and a process for the preparation thereof
Secure web accessed box
Semiconductor structure with improved capacitance of bit line
Reference signal design for wireless communication system
  Randomly Featured Patents
Active matrix display device
Inhibitors of collagen assembly
Proximity enforcement in heterogeneous network environments
Snowmobile planetary drive system
Active matrix type organic electroluminescence device
Method of implementing multi-transfer curve phase lock loop
Nursing bib
Method for the preparation of clopidogrel and its analogues of methyl-tetrahydrothieno[3,2-C]pyridine acetate
Car navigation system
Method and apparatus for determining a route metric