Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Shallow trench media
Cake knife handle
Color variation control process for molding plastic and composite multi-color articles
Cable preparation tool
MOS transistor having combined-source structure with low power consumption and method for fabricating the same
Tray for microwave cooking and folding of a food product
Method for isomerisation of hop alpha-acids using heterogeneous alkaline earth metal based catalysts
  Randomly Featured Patents
Corkscrew
Network-management device, network-management method, and computer program product
Compensating display surface
Sheet-feeding device having heater for heating sheet
Rhythmic motion driver
Radio transmission device and method for aligning parameters thereof
Amylin peptides
Process for the preservation of ram semen by freezing
Methods of repairing connective tissues
Method and system for transferring job between computers