Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Split-ring resonator creating a photonic metamaterial
Spoofing detection for civilian GNSS signals
Bi-level switching with power packs
Method of manufacturing nitride semiconductor and nitride semiconductor element
Wrench
System and method for organizing, processing and presenting information
Comb
  Randomly Featured Patents
Carrying bag for footwear
Thermally responsive aqueous silicate mixtures and use thereof
Dust collection unit and vacuum cleaner with the same
Inverted variable resistance memory cell and method of making the same
Optical disk recording/reproduction apparatus for recording/reproducing information to/from optical disk of different standards
Electrochemical polymerization of pyrroles, an anode for carrying this out, and products obtained by this procedure
Modular desk unit
Devices comprising delay line for applying variable delay to clock signal
Battery-powered, RF-interconnected detector sensor system
Transfer sheets