Resources Contact Us Home
Electrolytic depositon and via filling in coreless substrate processing

Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.

  Recently Added Patents
Establishing a graphical user interface (`GUI`) theme
Hydrating lounge chair
Wireless device with extendable antenna
Method for preparing a .beta.-SiAlON phosphor
Battery structures and related methods
Metal colloidal particles, metal colloid and use of metal colloid
Preventative traffic congestion social networking improvement system within a community
  Randomly Featured Patents
System for the rapid change of clamping jaws on a machine tool
Duty cycle meter
Process and device for controlling the air flow of an idling heat engine
Process for producing ethanol and n-propanol from methanol and synthesis gas
Method for ejecting liquid material, method for manufacturing organic electroluminescense device, and method for manufacturing color filter
Decoder circuit of a semiconductor memory device
Wire insertion tool
Differential capacitor structure
Recumbent vehicle
Baby monitoring apparatus