Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Braided boomerang pet toy
Modular authoring and visualization of rules using trees
Stool
Air filter
UV exposure method for reducing residue in de-taping process
Remote controller
System and method for selecting a video encoding format based on feedback data
  Randomly Featured Patents
IL-21 antagonists
Industrial vehicle
Shoe upper
Arrangements in a transflective liquid crystal display
Powder container insert
Rollback inner cover
Lightweight high load capacity folding utility cart with unique support structure and ergonomic handle
Hearing aid and computing device for providing audio labels
Semiconductor substract with substantially matched lines
Nonrecursive digital filter and method for calculating the coefficients of the filter