Resources Contact Us Home
Electrolytic depositon and via filling in coreless substrate processing

Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.

  Recently Added Patents
Subpixel-based image down-sampling
Hybrid CMOS nanowire mesh device and PDSOI device
Electronic device
N-phenyl-(homo)piperazinyl-benzenesulfonyl or benzenesulfonamide compounds suitable for treating disorders that respond to the modulation of the serotonin 5-HT.sub.6 receptor
End-of-session authentication
LED lamp including heat dissipator
Using location based services for determining a calling window
  Randomly Featured Patents
EL display device, driving method thereof, and electronic equipment provided with the EL display device
System and method for testing a circuit
Tone arm for record player
Therapeutic fluid circulation pad for the breasts
Intelligent power over ethernet power management for personal computing devices in enterprise environments
Process for producing extremely low gas and residual contents in metal powders
Method for manufacturing shaped wafers, an intermediate product and a wafer obtained by this method, and an associated mould
Injection molding machine
Snowmobile suspension system
System and methods for a fast and scalable synchronization server