Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Image forming apparatus with enhanced display of guidance information
Nanoparticles in a flash memory using chaperonin proteins
Motor with power-generation coil module
Video editing apparatus
Transporting business intelligence objects between business intelligence systems
Systems and methods for optimizing capital structure of a financial institution
Collating device, collating method, and program
  Randomly Featured Patents
Spread spectrum communication device
Method and apparatus for cross-talk cancellation in frequency division multiplexed transmission systems
Method for identifying duplicated pharmaceutical product packaging
Light beam controlling member and optical device including light beam controlling member
Optical disc apparatus
Collision avoidance system for vehicles
Universal heliodon-sundial
Radio communication apparatus which can be tested by radio and optical test signals
Disc guide mechanism for automotive disc player
Light shield for CMOS imager