Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Mobile device case with storage compartment
Summarization of short comments
Modulation of TIM receptor activity in combination with cytoreductive therapy
Video stabilization
Method and apparatus for generating images using a color field sequential display
Press nut
Content distribution system, mobile communication terminal device, and computer readable medium
  Randomly Featured Patents
Telephone base
Pattern-height measuring apparatus and pattern-height measuring method
Coaxial switching jack with sliding center conductor
Variable cam timing controls mounted in the camshaft
Selective calling receiver with automatic memory storage and turn-on indication
Inflatable foil sachet, especially for packaging purposes
Roving bobbin exchanging method and apparatus for carrying out roving bobbin exchanging method
Range hood cleaning assembly
Triple redundant latch design with storage node recovery
Phenyl oximino-acetate fungicides