Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Process to increase selectivity to ethylene in oxygenates-to-olefins conversions
Analyte assaying by means of immunochromatography with lateral migration
Method and device for monitoring and analyzing signals
Method for forming ventilation holes in an electrode plate
MOS resistor apparatus and methods
Aperture stop
Mineral, nutritional, cosmetic, pharmaceutical, and agricultural compositions and methods for producing the same
  Randomly Featured Patents
Modular tank coupled to a self-assembly cabinet for ground level transformers
Release agent donor member having fluorocarbon thermoplastic random copolymer overcoat
Protected cabinet
Visual management system
Exhaust gas-purifying catalyst
Messaging system interface to web services
Method of manufacturing a semiconductor device
MOSFETs comprising source/drain regions with slanted upper surfaces, and method for fabricating the same
Water spray unit for mining
Method and assembly for fastening facade panels or facade supports in spaced relation to a support surface