Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Mobile electronic device
Methods of operating non-volatile memory devices during write operation interruption, non-volatile memory devices, memories and electronic systems operating the same
Distributed IPv6 neighbor discovery for large datacenter switching systems
Computer system and volume migration control method using the same
Digital media content distribution
Wire guide
Petunia plant named `Bartpet001`
  Randomly Featured Patents
Multi-media broadcast and multicast service (MBMS) in a wireless communication system
Vending module having a selectable configuration and a wire hook adaptor
Sending large command descriptor block (CDB) structures in serial attached SCSI (SAS) controller
Illumination device, in particular for vehicles
Curable epoxy resin compositions
Magnetic recording medium
Double-wing deformable stop-end pipe for forming the joining surfaces of concrete-cast wall elements
Method for smoothing the surface of bar material
Knee prosthesis
Method and apparatus for specimen fabrication