Resources Contact Us Home
Electrolytic depositon and via filling in coreless substrate processing

Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.

  Recently Added Patents
Community profiling for social media
Adaptive period network session reservation
Thermoforming sheet loading apparatus and method
Scaleable status tracking of multiple assist hardware threads
Analysis device and an analysis apparatus using the analysis device
Method for transferring inventory between virtual universes
Tetrazolyl oxime derivative, salt thereof, and plant disease control agent
  Randomly Featured Patents
Bowling alley bumper system
Encoding in speech compression
Resilient foam debris barrier
Reproducing apparatus
Burner unit for firing furnace
Electrical connector assembly
Edible cup
Integral coolant reservoir and air cleaner for automotive vehicle
Low power gas detector
Recording apparatus