Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Press nut
Filtering method for improving the data quality of geometric tire measurements
Segmentation of a product markup image based on color and color differences
Spreading technique applied to broadband mobile communications by satelite relying on DVB-RCS
Nonvolatile semiconductor memory device and method of manufacturing the same
Antenna for an automobile
System and method for netbackup data decryption in a high latency low bandwidth environment
  Randomly Featured Patents
Method of replicating data records
Board edge termination back-end connection assemblies and communications jacks including such assemblies
In-line flow separation of fluids in a pipe separator
Dispenser with corner latches
Mitigating malware
Forklift
Electrical conductor
Dampening member for isolating actuator vibration
Liquid crystal display device and associated fabrication method
Pour hole lock system