Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Detection of RNA in tissue samples
Displaying and executing web services in multiple content domains
Combustion air system for recovery boilers, burning spent liquors from pulping processes
Bottle
Large format video archival, storage, and retrieval system
Photoresponsive nucleic acid manufacturing method
Lawn sweeper assembly with adjustable brush assembly and hopper assembly and method of use thereof
  Randomly Featured Patents
Semiconductor device
Sensor interface circuitry having adjustable gain and Q, and method for adjusting sensor interface circuitry gain and Q
Projection optical system and method for photolithography and exposure apparatus and method using same
Optical amplifier
System and method for granting promotional rewards to both customers and non-customers
Preparation of laundry detergent tablets
Electric double layer capacitor
Carbon film having shape suitable for field emission
Digital rights management method and system for content copyright protection
Automotive radar antenna alignment system