Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electrolytic depositon and via filling in coreless substrate processing










Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Semiconductor device including multi-chip
Semiconductor device, integrated circuit and method of manufacturing an integrated circuit
Security arrangements for extended USB protocol stack of a USB host system
Liquid crystal display wherein the data lines covered by each pixel electrode are supplied with data signals of opposite polarities
Bottle
Method and system for remapping processing elements in a pipeline of a graphics processing unit
Imaging lens having five lens elements, and electronic apparatus having the same
  Randomly Featured Patents
Transparent, optically clear poly(lactone-urethane) interlayers for laminated safety glass
Rotary manipulation type input apparatus
Charging device for arc furnaces
Method for enzymatic synthesis of sucrose esters
Large, air deployable, volumetric hydrophone array
Basic dye composition
Engine glow plug diagnosis using crankshaft sensor data
Current driving circuit
Flexible cable leader
Flow restriction device for use in producing wells