Resources Contact Us Home
Electrolytic depositon and via filling in coreless substrate processing

Image Number 2 for United States Patent #8127979.

Electronic assemblies including coreless substrates and their manufacture using electrolytic plating, are described. One method includes providing a core comprising a metal, and forming a dielectric material on the core. The method also includes forming vias in the dielectric material, the vias positioned to expose metal regions. The method also performing an electrolytic plating of metal into the vias and on the metal regions, wherein the core is electrically coupled to a power supply during the electrolytic plating of metal into the vias and delivers current to the metal regions. The method also includes removing the metal core after the electrolytic plating of metal into the vias. Other embodiments are described and claimed.

  Recently Added Patents
Small molecule inhibitors of kynurenine-3-monooxygenase
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
Onium salt-containing polymer
Illumination apparatus for microlithography projection system including polarization-modulating optical element
Transactional consistency scheme
Methods and apparatus for mitigating interference between co-located collaborating radios
Spark plug
  Randomly Featured Patents
Method and apparatus for automatically producing thin-walled tubes
Inkjet recording head and method of manufacturing inkjet recording head
Clip end hair fastener
Method and device for monitoring an electronic computing unit
Horizontal-deflection correction circuit
Cooling circuit for steam and air-cooled turbine nozzle stage
Demodulation of an optical carrier
Temperature stable magnetic deflection assembly
Antiparallel magnetoresistive memory cells
Apparatus for and method of disambiguation of directory listing searches utilizing multiple selectable secondary search keys