Resources Contact Us Home
Engine assembly with valve seat vent passages and method of forming

Image Number 4 for United States Patent #8127735.

An engine assembly may include an engine block defining a cylinder bore, a cylinder head fixed to the engine block, and a valve seat insert. The cylinder head may include an intake port, defining an inlet in fluid communication with an air source and an outlet in fluid communication with the cylinder bore. The valve seat may be defined at the outlet of the intake port and may include a stepped region. The stepped region may define a seating surface extending radially outward from the intake port. The seating surface may include a series of protrusions circumferentially spaced from one another around the outlet and forming a series of recesses therebetween. The valve seat insert may be located within the stepped region and may include a first axial end surface abutting the protrusions on the seating surface.

  Recently Added Patents
Interconnect, bus system with interconnect and bus system operating method
Electrode structure and its manufacturing method, and semiconductor module
Remedy for overactive bladder comprising acetic acid anilide derivative as the active ingredient
Semiconductor device, method of manufacturing semiconductor device, and electronic apparatus
Automatic stop and restart device for an engine
Method and apparatus for supporting management actions for very high throughput in wireless communications
System and method to obtain signal acquisition assistance data
  Randomly Featured Patents
Ignition key and headlight switch engaging device
Electric current collector, electrode and charge accumulating device
Circuit module and method for its manufacture
Electronic cash register
Electronic camera having pen input function
Process for the preparation of polyurethane plastics using dianhydro-hexite diols
Corner mountable display device for greeting cards
Self-cleaning narrow ditch trencher and flexible tile installer
X-ray shield stand
System and method for temporal load balancing across GPUs