Resources Contact Us Home
Signal level detection method

Image Number 10 for United States Patent #8126663.

An electronic signal level detection system and method are provided. The method receives an analog input signal having a variable voltage and compares the input signal voltage to a threshold. A detection signal is generated for input signal voltages exceeding the threshold in a periodic first time frame. In a second periodic time frame (following the first time frame), a count is updated in response to the generated detection signals. The count is used to create a metric representative of the difference between the input signal voltage and the threshold. The count is incremented in response to the generating a detection signal ("1") in the first time frame, and decremented in response to not generating a detection signal ("0") in the first time frame.

  Recently Added Patents
Techniques for determining optimized local repair paths
Techniques for generating and displaying a visual flow of user content through a social network
Content distribution system, mobile communication terminal device, and computer readable medium
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Semiconductor device including multi-chip
Monofocal photographing lens assembly
Process for the preparation of ethylene homopolymers or copolymers in a high-pressure reactor controlled by a model based predictive controller
  Randomly Featured Patents
Method and human-machine-interface (HMI) system for controlling and monitoring a technical installation
Kerf pressure plate material tester
Size enhanced fibrinolytic enzymes: limitations of plasma inactivation
Spring feeding device
Narrowband interference suppression for OFDM systems
Error correction apparatus
Ethylene-based copolymers and their use as flow improvers in mineral oil middle distillates
Process and intermediates for the preparation of halogenated protease inhibitors
Derivatives of erythromycin, their preparation process and their use as medicaments
Built in self test circuit for measuring total timing uncertainty in a digital data path