Resources Contact Us Home
Mechanism for enabling layer two host addresses to be shielded from the switches in a network

Image Number 9 for United States Patent #8125996.

Methods and systems for shielding layer two host addresses (e.g., MAC addresses) from a network are provided. According to one embodiment, a border component of a network of switches receives a first packet intended for a first host having a first L2 address and a first L3 address associated therewith. The first packet includes the first L3 address and a substitute L2 address as destination addresses. The substitute L2 address is associated with a communication channel of the border component. A data structure including information regarding an association between the first L3 address and the first L2 address is accessed by the border component. A determination is made that the destination L2 address for the first packet should be the first L2 address. A first updated packet is derived from the first packet by replacing the substitute L2 address with the first L2 address and sent to the first host.

  Recently Added Patents
Sterilizable film for aseptic packaging
Cosmetic or pharmaceutical peptides containing uncoded amino acids and their use in the treatment and/or care of the skin, mucous membranes, or scalp
Requirements model comparative analysis method for effort estimation in customizing a network monitoring and control system
Liquid crystal panel and liquid crystal display
Vending machine
Toner cartridge
Process for shaping polymeric articles
  Randomly Featured Patents
Friction clutch having a hydraulic actuator, and drive unit having at least one such friction clutch
Dual laser beam brazing of fine wires
Process for the production of hydrogen and carbonyl sulfide from hydrogen sulfide and carbon monoxide using a multi-metal oxide/sulfide catalyst
Oil heater
Automated test system and method for device having circuit and ground connections
Physical server to virtual server migration
Method and device for a display having transparent components integrated therein
Asymmetric packet switch and a method of use
Dynamic voltage adjustment for memory
Enzymatic reduction method for the preparation of halohydrins