Resources Contact Us Home
Mechanism for enabling layer two host addresses to be shielded from the switches in a network

Image Number 9 for United States Patent #8125996.

Methods and systems for shielding layer two host addresses (e.g., MAC addresses) from a network are provided. According to one embodiment, a border component of a network of switches receives a first packet intended for a first host having a first L2 address and a first L3 address associated therewith. The first packet includes the first L3 address and a substitute L2 address as destination addresses. The substitute L2 address is associated with a communication channel of the border component. A data structure including information regarding an association between the first L3 address and the first L2 address is accessed by the border component. A determination is made that the destination L2 address for the first packet should be the first L2 address. A first updated packet is derived from the first packet by replacing the substitute L2 address with the first L2 address and sent to the first host.

  Recently Added Patents
Management of memory array with magnetic random access memory (MRAM)
Nickel-cobalt-manganese multi-element lithium ion battery cathode material with dopants and its methods of preparation
Vehicle driving assistance apparatus
Inhibitors of bacterial tyrosine kinase and uses thereof
Signal processing device and method for providing oscillating signal in the signal processing device
Content display monitor
Protocol delay measuring device and protocol delay measuring method
  Randomly Featured Patents
Process for production of tube profile element with swaged closed head end and muffler suspension produced thereby
Fast high-signal-to-noise ratio equivalent time processor
Method of patterning photoresist using precision and non-precision techniques
Metal compound of aromatic hydroxycarboxylic acid, charge control agent, toner, and powdery paint
Photoflash lamp unit
Bioreactor for biological treatment of contaminated water
Bicycle rack
Analog pulse processor
Apparatus for assembling fin plate heat exchangers
Tumor-specific vector for gene therapy