Resources Contact Us Home
Routing frames in a shortest path computer network for a multi-homed legacy bridge node

Image Number 11 for United States Patent #8125928.

Methods, apparatus, and products for routing frames in a shortest path computer network for a multi-homed legacy bridge, wherein the network includes a plurality of bridges. At least two of the plurality of bridges operate as edge bridges through which the frames ingress and egress the network. A first edge bridge identifies a legacy bridge nickname for a legacy bridge connected to the network through the first edge bridge and a second edge bridge using active-active link aggregation. The first bridge receives a frame from the legacy bridge and determines, in dependence upon the frame's destination node address, an egress bridge nickname for a third bridge through which a destination node connects to the network. The first bridge then adds the legacy bridge nickname and the egress bridge nickname to the frame and routes the frame to the third bridge in dependence upon the egress bridge nickname.

  Recently Added Patents
Motor drive component verification system and method
Plants and seeds of corn variety CV294874
Data encoding and decoding apparatus and method thereof for verifying data integrity
Image-capturing device and projection automatic calibration method of projection device
Pulsed plasma with low wafer temperature for ultra thin layer etches
Method for maintaining a driver-independent braking intervention after a collision
Coreference resolution in an ambiguity-sensitive natural language processing system
  Randomly Featured Patents
Digital decimation filter
Exhaust gas heat exchanger
Silver halide photographic materials comprising blocked photographic reagants releasing plug groups
Operation apparatus
Pulse stretcher with reduced energy density on optical components
System for limiting the size of a local storage of a processor
Liriope plant named `EXC 052`
Handpiece system for multiple phacoemulsification techniques
Complementary MOS integrated circuits having vertical channel FETs
Auto-generated code validation